Low-Voltage CMOS Octal Registered Transceiver With Dual Output and Clock Enables

With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX2952 is a high performance, non-inverting octal registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V $_{\rm I}$ specification of 5.5V allows MC74LCX2952 inputs to be safely driven from 5V devices. The MC74LCX2952 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Two 8-bit back to back registers store data from either of two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CAB, CBA) provided that the Clock Enable (CEAB, CEBA) is Low. The data is then presented at the 3-state output buffers, but is only accessible when the Output Enable (OEAB, OEBA) is Low. The operation of the MC74LCX2952 is symmetrical — A inputs to B outputs occurs in the same manner as B inputs to A outputs.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V




Figure 1. 24-Lead Pinout (Top View)

MC74LCX2952



LOW-VOLTAGE CMOS OCTAL REGISTERED TRANSCEIVER



DW SUFFIX 24-LEAD PLASTIC SOIC WIDE PACKAGE CASE 751E-04



SD SUFFIX 24-LEAD PLASTIC SSOP PACKAGE CASE 940D-03



DT SUFFIX 24-LEAD PLASTIC TSSOP PACKAGE CASE 948H-01

PIN NAMES

Pins	Function
A0–A7 B0–B7 CAB, CBA CEAB, CEBA OEAB, OEBA	Side A Inputs/Outputs Side B Inputs/Outputs Clock Pulse Inputs Clock Enable Inputs Output Enable Inputs






Figure 2. Logic Diagram

FUNCTION TABLE

		In	puts			Data	Ports	Operating Mode
OEAB	OEBA	CEAB	CEBA	CAB	СВА	An	Bn	Operating Mode
Н	Н					Input	Input	
		I	ı	1	1	X	Х	Load Register; Disable Outputs
				1	1	Х	Х	Hold; Disable Outputs
		h	h	Х	Х	Х	Х	Hold; Disable Outputs
L	Н					Input	Output	
		1	Х	1	Х	l h	L H	Load A to B Register; Read B Output
				1	Х	Х	QA	Hold; Read B Output
		h	Х	Х	Х	Х	QA	Hold; Read B Output
Н	L					Output	Input	
		Х	1	Х	1	L H	l h	Load B to A Register; Read A Output
				Х	1	QB	Х	Hold; Read A Output
		Х	h	Χ	Х	QB	Х	Hold; Read A Output

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; X = Don't Care; 1 = Low-to-High Clock Transition; 2 = NOT Low-to-High Clock Transition; QA = A input storage register; QB = B input storage register; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I_{CC} reasons, Do Not Float Inputs.

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	−0.5 to +7.0		V
V _I	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
VO	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Note 1.	V
lıK	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	VO > VCC	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

3

^{1.} Output in HIGH or LOW State. IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
loн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA
IOH	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
lOL	LOW Level Output Current, V _{CC} = 2.7V – 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V_{IN} from 0.8V to 2.0V, V_{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 2.)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
V _{IL}	LOW Level Input Voltage (Note 2.)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OH} = -100\mu A$	V _{CC} – 0.2		V
		V _{CC} = 2.7V; I _{OH} = −12mA	2.2		1
		V _{CC} = 3.0V; I _{OH} = −18mA	2.4		1
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
		$V_{CC} = 3.0V; I_{OL} = 24mA$		0.55	
lį	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V; 0V \le V_{I} \le 5.5V$		±5.0	μΑ
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μΑ
loff	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μΑ
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μΑ
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μΑ
ΔlCC	Increase in I _{CC} per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μΑ

^{2.} These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS (Note 3.; $t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

			Limits				
				T _A = -40°	C to +85°C		1
			V _{CC} = 3.	0V to 3.6V	V _{CC} =	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	3	150				MHz
^t PLH ^t PHL	Propagation Delay Clock to Output	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
t _S	Setup Time, HIGH to LOW Data to Clock	3	2.5		2.5		ns
t _h	Hold Time, HIGH to LOW Data to Clock	3	1.5		1.5		ns
t _S	Setup Time, HIGH to LOW CExx to Clock	3	2.5		2.5		ns
t _h	Hold Time, HIGH to LOW CExx to Clock	3	1.5		1.5		ns
t _W	Clock Pulse Width, HIGH or LOW	3	3.3		3.3		ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 4.)			1.0 1.0			ns

^{3.} These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS

			T,	A = +25°	С	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage (Note 5.)	$V_{CC} = 3.3V$, $C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$		0.8		V
VOLV	Dynamic LOW Valley Voltage (Note 5.)	$V_{CC} = 3.3V$, $C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$		0.8		V


^{5.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	25	pF

5


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.



WAVEFORM 1 – Cxx to An/Bn PROPAGATION DELAYS $t_R = t_F = 2.5 ns, 10\%$ to 90%; f = 1 MHz; $t_W = 500 ns$



WAVEFORM 2 – OExx to An/Bn OUTPUT ENABLE AND DISABLE TIMES t_R = t_F = 2.5ns, 10% to 90%; f = 1MHz; t_W = 500ns



WAVEFORM 3 - Cxx MINIMUM PULSE WIDTH, An/Bn/CExx to Cxx SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted

Figure 3. AC Waveforms





Figure 4. AC Waveforms (continued)




TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH ^{, t} PHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 5. Test Circuit

7

OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIM	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	15.25	15.54	0.601	0.612	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.41	0.90	0.016	0.035	
G	1.27	BSC	0.050 BSC		
J	0.23	0.32	0.009	0.013	
K	0.13	0.29	0.005	0.011	
M	0°	8°	0°	8°	
Р	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	



PLASTIC SSOP PACKAGE CASE 940D-03 **ISSUE B**

DETAIL E

8




н

- NOTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2 CONTROLLING DIMENSION: MILLIMETER.
- 3 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- OR GATE BURRS SHALL NOT EACELD 9.13
 (0.006) PER SIDE.
 4 DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR
 PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 5 DIMENSION K DOES NOT INCLUDE DAMBAR
- DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION/INTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
 EXCESS OF K DIMENSION AT MAXIMUM
 MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL CONDITION.
- 6 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.07	8.33	0.317	0.328	
В	5.20	5.38	0.205	0.212	
С	1.73	1.99	0.068	0.078	
D	0.05	0.21	0.002	0.008	
F	0.63	0.95	0.024	0.037	
G	0.65	BSC	0.026 BSC		
Н	0.44	0.60	0.017	0.024	
J	0.09	0.20	0.003	0.008	
J1	0.09	0.16	0.003	0.006	
K	0.25	0.38	0.010	0.015	
K1	0.25	0.33	0.010	0.013	
L	7.65	7.90	0.301	0.311	
М	0 °	8 °	0 °	8 °	

OUTLINE DIMENSIONS



9

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

 $\label{eq:Maximum} \mbox{Mfax is a trademark of Motorola, Inc.}$

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 – US & Canada ONLY 1–800–774–1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

INTERNET: http://www.mot.com/SPS/



MC74LCX2952/D