
Low-Voltage Quiet CMOS Octal Transceiver/Registered Transceiver (3-State, Non-Inverting)

The MC74LVQ646 is a high performance, non-inverting octal transceiver/registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. The MC74LVQ646 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW–to–HIGH logic level. Output Enable (\overline{OE}) and DIR pins are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBA, SAB) can multiplex stored and real–time (transparent mode) data. The direction control (DIR) determines which bus will receive data when the enable \overline{OE} is active LOW. In the isolation mode (\overline{OE} HIGH), A data may be stored in the B register or B data may be stored in the A register. Only one of the two buses, A or B, may be driven at one time.


- Designed for 2.7 to 3.6V V_{CC} Operation Ideal for Low Power/Low Noise Applications
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance
- Guaranteed Skew Specifications
- Guaranteed Incident Wave Switching into 75Ω
- Low Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V



MC74LVQ646

LVQ

LOW-VOLTAGE CMOS OCTAL TRANSCEIVER/ REGISTERED TRANSCEIVER




PIN NAMES

Pins	Function
A0-A7 B0-B7 CAB, CBA SAB, SBA DIR, OE	Side A Inputs/Outputs Side B Inputs/Outputs Clock Pulse Inputs Select Control Inputs Output Enable Inputs



12/95

REV 0




FUNCTION TABLE

		In	puts			Stor Regi	age sters	Da Po		Operating Mode
OE	DIR	CAB	СВА	SAB	SBA	QA	QB	An	Bn	Operating Mode
Н	Х							Input	Input	
		1	1	Х	Х	NC	NC	Х	Х	Isolation, Hold Storage
		↑	↑	X	Х	L H X X	X X L H	L H X X	X X L H	Store A and/or B Data
L	Н							Input	Output	
		1	X*	L	Х	NC NC	NC NC	L H	LH	Real Time A Data to B Bus
				Н	Х	NC	NC	Х	QA	Stored A Data to B Bus
		↑	X*	L	Х	L H	NC NC	L H	LI	Real Time A Data to B Bus; Store A Data
				Н	Х	L H	NC NC	L H	QA QA	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
		X*	1	Х	L	NC NC	NC NC	LH	LΙ	Real Time B Data to A Bus
				Х	Н	NC	NC	QB	Х	Stored B Data to A Bus
		X*	1	Х	L	NC NC	LΗ	LH	ΙI	Real Time B Data to A Bus; Store B Data
				Х	Н	NC NC	L H	QB QB	L H	Stored B Data to A Bus; Store B Data


H = High Voltage Level; L = Low Voltage Level; X = Don't Care; \uparrow = Low-to-High Clock Transition; \uparrow = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I_{CC} reasons, Do Not Float Inputs.

BUS APPLICATIONS


Real Time Transfer – Bus B to Bus A



Real Time Transfer – Bus A to Bus B




Store Data from Bus A, Bus B or Busses A and B



OE	DIR	CAB	CBA	SAB	SBA
HXX	X X X	\rightarrow X \rightarrow	X ← ←	X X X	X X X

Transfer Storage Data to Bus A or Bus B



ŌE	DIR	CAB	CBA	SAB	SBA
	LΗ	X H or L	H or L X	X	H X

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_{I} \le V_{CC} + 0.5V$		V
VO	DC Output Voltage	$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State	V
lıK	DC Input Diode Current	-20	V _I = -0.5V	mA
		+20	$V_{I} = V_{CC} + 0.5V$	mA
lok	DC Output Diode Current	-20	$V_{O} = -0.5V$	mA
		+20	$V_{I} = V_{CC} + 0.5V$	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current	±400		mA
I _{GND}	DC Ground Current	±400		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage	2.0	3.3	3.6	V
VI	Input Voltage	0		Vcc	V
VO	Output Voltage	0		Vcc	V
T _A	Operating Free–Air Temperature	-40		+85	°C
ΔV/Δt	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		125	mV/ns

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°0	C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	$2.7V \le V_{CC} \le 3.6V$, $V_{O} = 0.1V$ or $V_{CC} - 0.1V$	2.0		V
VIL	LOW Level Input Voltage (Note 1)	$2.7V \le V_{CC} \le 3.6V$, $V_{O} = 0.1V$ or $V_{CC} - 0.1V$		0.8	V
VOH	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OH} = -50\mu A$	V _{CC} - 0.1		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		1
		V _{CC} = 3.0V; I _{OH} = -12mA	2.48		1
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 50\mu A$		0.1	V
		$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 12mA$		0.4]
lį	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V; V_{I} = V_{CC}, GND$		±1.0	μΑ
lozt	Maximum I/O Leakage Current	$V_{I}(\overline{OE}) = V_{IL}, V_{IH}; V_{I}, V_{O} = V_{CC}, GND$		±3	μΑ
l _{OLD}	Minimum Dynamic Output Current (Note 2)	V _{CC} = 3.6V; V _{OLD} = 0.8V Max		36	mA
IOHD		V _{CC} = 3.6V; V _{OHD} = 2.0V Min		-25	mA
ICC	Quiescent Supply Current	$2.7V \le V_{CC} \le 3.6V; V_{I} = V_{CC}, GND$		10	μΑ

These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.
 Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed. Maximum test duration is 2ms, one output loaded at a time.

DYNAMIC SWITCHING CHARACTERISTICS (V_{CC} = 3.3V)

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage (Note 1)	$C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$		0.6	1.0	V
VOLV	Dynamic LOW Valley Voltage (Note 1)	$C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$		-0.5	-1.0	V
VIHD	High Level Dynamic Input Voltage (Note 2)	Input–Under–Test Switching 0V to Threshold, f=1MHz		1.5	2.0	V
V _{ILD}	Low Level Dynamic Input Voltage (Note 2)	Input-Under-Test Switching 3.3V to Threshold, f=1MHz		1.5	0.8	٧

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW. The remaining output is measured in the LOW state.

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

							Limits				
				T _A = -	+25°C			TA	= −40°C to	+85°C	
		V _{CC} :	= 3.0V to	3.6V	V	CC = 2.7	7V	V _{CC} = 3.0	V to 3.6V	V _{CC} = 2.7V	
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Max	Max	Unit
f _{max}	Clock Pulse Frequency	150						150			MHz
^t PLH	Propagation Delay	1.5	12.5	15.0	1.5	14.0	18.0	1.5	17.0	20.0	ns
^t PHL	Clock to Output	1.5	10.0	13.0	1.5	12.0	15.0	1.5	14.5	17.0	
tPLH	Propagation Delay	1.5	9.5	12.0	1.5	11.0	13.5	1.5	13.5	14.5	ns
tPHL	Input to Output	1.5	8.0	11.0	1.5	9.5	12.5	1.5	12.0	14.0	
^t PLH	Propagation Delay	1.5	9.5	12.0	1.5	11.0	13.0	1.5	13.0	14.5	ns
^t PHL	Select to Output	1.5	8.5	11.0	1.5	10.0	12.5	1.5	12.5	14.0	
^t PZH	Output Enable Time	1.5	8.0	10.5	1.5	9.5	12.0	1.5	11.0	13.0	ns
^t PZL	OE to An, Bn	1.5	9.0	11.0	1.5	10.0	12.5	1.5	12.0	14.0	
^t PHZ	Output Disable Time	1.5	9.0	11.0	1.5	10.5	12.5	1.5	12.0	14.0	ns
^t PLZ	OE to An, Bn	1.5	8.5	10.5	1.5	9.5	12.5	1.5	12.0	14.0	
^t PZH	Output Enable Time	1.5	9.0	12.0	1.5	12.0	14.0	1.5	13.0	16.0	ns
^t PZL	DIR to An, Bn	1.5	10.0	12.0	1.5	11.0	14.0	1.5	12.5	16.0	
^t PHZ	Output Disable Time	1.5	9.0	11.0	1.5	10.0	13.0	1.5	12.0	15.0	ns
^t PLZ	DIR to An, Bn	1.5	10.0	12.5	1.5	13.0	15.5	1.5	14.0	18.0	
toshl toslh	Output-to-Output Skew (Note 2)		1.0 1.0	1.5 1.5			1.0 1.0	1.5 1.5	1.5 1.5		ns

^{1.} These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

AC OPERATING REQUIREMENTS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)


			Limits				
		T _A = +25	°C	T _A = -40°C to	+85°C		
		V _{CC} = 3.0V to 3.6V	V _{CC} = 2.7V	V _{CC} = 3.0V to 3.6V	V _{CC} = 2.7V		
Symbol	Parameter	Min	Min	Min	Min	Unit	
t _S	Setup Time, HIGH or LOW Dn to LE	2.5	4.0	2.5	4.5	ns	
t _h	Hold Time, HIGH or LOW Dn to LE	1.5	1.5	1.5	1.5	ns	
t _W	LE Pulse Width, HIGH	3.3	5.0	3.3	6.0	ns	

^{2.} Number of data inputs is defined as "n" switching, "n-1" inputs switching 0V to 3.3V.


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	50	pF
C _{IN}	Input Capacitance	V_{CC} = Open, V_I = 0V or V_{CC}	4.5	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	15	pF




WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS $t_R=t_F=2.5ns,\,10\%\ to\ 90\%;\,f=1MHz;\,t_W=500ns$




WAVEFORM 2 – $\overline{\text{OE}}/\text{DIR}$ to An/Bn OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ns}$

Figure 1. AC Waveforms




WAVEFORM 3 - CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted



WAVEFORM 4 – INPUT PULSE DEFINITION $t_R = t_F = 2.5$ ns, 10% to 90% of 0V to V_{CC}

Figure 2. AC Waveforms




TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH ^{, t} PHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 3. Test Circuit


OUTLINE DIMENSIONS



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	15.25	15.54	0.601	0.612
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029



DETAIL E

8




н

- NOTES:
 4 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 5 CONTROLLING DIMENSION: MILLIMETER.
- 6 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 7 DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 8 DIMENSION K DOES NOT INCLUDE DAMBAR
- DIMENSION R DOES NOT INCLUDE DAMBAR
 PROTRUSION/INTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN
 EXCESS OF K DIMENSION AT MAXIMUM
 MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL CONDITION.
- 9 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 10 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	8.07	8.33	0.317	0.328
В	5.20	5.38	0.205	0.212
С	1.73	1.99	0.068	0.078
D	0.05	0.21	0.002	0.008
F	0.63	0.95	0.024	0.037
G	0.65 BSC		0.026 BSC	
Н	0.44	0.60	0.017	0.024
J	0.09	0.20	0.003	0.008
J1	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
L	7.65	7.90	0.301	0.311
M	0 °	8 °	0 °	8 °

OUTLINE DIMENSIONS



9

MC74LVQ646

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



