4MB R4000 Secondary Cache Fast Static RAM Module Set

Four MCM44256B modules comprise a full 4 MB of secondary cache for the R4000 processor. Each module contains nine MCM6729DWJ fast static RAMs for a cache data size of 256K x 36. The tag portion, dependent on word line size, contains either two MCM6729DWJ or one MCM6726DWJ fast static RAMs. All input signals, except A0 and WE are buffered using 74FBT2827 drivers with series 25 Ω resistors.

The MCM6729DWJ and MCM6726DWJ are fabricated using high–performance silicon–gate BiCMOS technology. Static design eliminates the need for internal clocks or timing strobes.

All 4MB R4000 supported secondary cache options are available.


- Single 5 V ± 10% Power Supply
- All Inputs and Outputs are TTL Compatible
- Fast Module Access Time: 12/15/17 ns
- Zero Wait-State Operation
- · Unified or Split Secondary Cache is Supported
- Word Line Sizes of 4, 8, 16, and 32 are Available (See Ordering Information for Details)
- Decoupling Capacitors are Used for Each Fast Static RAM and Buffer, Along with Bulk Capacitance for Maximum Noise Immunity
- High Quality Multi–Layer FR4 PWB with Separate Power and Ground Planes

PIN NAMES				
A0 - A17 Address Inputs WE Write Enable DCS Data Enable TCS Tag Enable OE Output Enable DQ0 - DQ35 Data Input / Output TDQ0 - TDQ7 TAG Data Input / Output VCC + 5 V Power Supply VSS Ground				

For proper operation of the device, V_{SS} must be connected to ground.

MCM44256B Series

PIN ASSIGNMENT 80 LEAD SIMM — TOP VIEW					
		1			
VCC	2	3	V _{SS} DQ0		
DQ1	4	5	DQ0 DQ2		
DQ3	6	7	DQ4		
DQ5	8	9	DQ4 DQ6		
VSS	10	11	DQ7		
DQ8	12				
DQ10	14	13 15	DQ9 DQ11		
DQ12	16	17	DQ11		
DQ14	18	19	V _{SS}		
DQ15	20	21	DQ16		
DQ17	22	23	DQ18		
DQ19	24	25	DQ20		
DQ21	26	27	DQ22		
V _{SS} DQ23	28	29	VCC		
	30	31	DQ24		
DQ25 DQ27	32 34	33	DQ26		
DQ27 DQ29	36	35	DQ28		
DQ30	38	37	V_{SS}		
DQ32	40	39	DQ31		
		41	DQ33		
DQ34 V _{SS}	42 44	43	DQ35		
*SS A0	46	45	WE		
A2	48	47	A1		
A4	50	49	A3		
A6	52	51	A5		
V _{CC}	54	53	V_{SS}		
<u>00</u> 0E	56	55	DCS		
A8	58	57	A7		
A10	60	59	A9		
V_{SS}	62	61	A11		
A13	64	63	A12		
A15	66	65	A14		
A17	68	67	A16		
TDQ0	70	69	TCS		
TDQ1	72	71	VSS		
TDQ3	74	73	TDQ2		
TDQ5	76	75	TDQ4		
TDQ7	78	77	TDQ6		
V _{SS}	80	79	VCC		



MCM44256B SERIES MOTOROLA FAST SRAM

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	-0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 30	mA
Power Dissipation	PD	10	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 25 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

These BiCMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
Input High Voltage (DQ0 – 35, TDQ0 – <u>7, WE, A0)</u> (A1 – A17, OE, DCS, TCS)	VIH	2.2 2.0	11	V _{CC} + 0.3 V*	V
Input Low Voltage	V _{IL}	- 0.5**	_	0.8	V

 $^{^*}$ V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns).

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}		_	± 10	μΑ
Output Leakage Current (G, xCS = V _{IH} , V _{out} = 0 to V _{CC})	Ilkg(O)	_	_	± 10	μΑ
AC Supply Current (G, xCS = V _{IL} , I _{out} = 0 mA)	ICCA	_	_	1750	mA
Output Low Voltage (I _{OL} = + 8 mA)	V _{OL}	_	_	0.4	V
OUtput High Voltage (I _{OH} = – 4.0 mA)	Voн	2.4	_	_	V

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parame	eter	Symbol	Тур	Max	Unit
Input Capacitance	(A1 – A17, OE, DCS, TCS)	C _{in} C _{in}	_	110 10	pF pF
Input/Output Capacitance		C _{out}	_	10	pF

MOTOROLA FAST SRAM MCM44256B SERIES

^{**} V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns).

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1
Input Rise/Fall Time	

READ CYCLE (See Notes 1 and 2)

		-12		-15		-17			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Address Access Time	†AVQV	_	12	_	15	_	17	ns	
A0 Access Time	t _{A0AQV}	_	10	_	12	_	14	ns	
Data/Tag Enable Access Time	t _{ELQV}	_	12	_	15	_	17	ns	
Output Enable Access Time	t _{GLQV}	_	9	_	10	_	11	ns	
Output Hold from Address Change	tAXQX	4	_	4	_	4	_	ns	
Output Hold from A0 Change	t _{A0XQX}	4	_	4	_	4	_	ns	
Data/Tag Enable Low to Output Active	t _{ELQX}	2	_	2	_	2	_	ns	3, 4
Data/Tag Enable High to Output High–Z	t _{EHQZ}	1	9	1	10	1	11	ns	3, 4
Output Enable Low to Output Active	tGLQX	1	_	1	_	1	_	ns	3, 4
Output Enable High to Output High–Z	^t GHQZ	1	9	1	10	1	11	ns	3, 4

NOTES:

- 1. WE is high for read cycle.
- 2. Enable timings are the same for both DCS and TCS.
- 3. Transition is measured 200 mV from steady–state voltage.
- 4. This parameter is sampled and not 100% tested.





Figure 1. AC Test Load

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note)



NOTE: Module is continuously selected (\overline{DCS} or \overline{TCS} = V_{IL}, \overline{OE} = V_{IL}).

READ CYCLE 2 (See Note) A1 – A17 t_{AVQV} DCS/TCS (DATA/TAG ENABLE) OE (OUTPUT ENABLE) T_{GLQX} T_{GLQV} T_{GLQV}

DATA VALID

NOTE: Address valid prior to or coincident with $\overline{\text{DCS}}$ or $\overline{\text{TCS}}$ going low.

Q (DATA OUT)

MOTOROLA FAST SRAM MCM44256B SERIES

WRITE CYCLE 1 (WE Controlled, See Notes 1 and 2)

		-12		-15 -17		17			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Address Setup Time	t _{AVWL}	5	_	5	_	5	_	ns	
A0 Setup Time	t _{A0VWL}	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVWH	12	_	15	_	17	_	ns	
A0 Valid to End of Write	^t A0VWH	10	_	12	_	14	_	ns	
Write Pulse Width	tWLWH, tWLEH	7	_	10	_	12	_	ns	
Data Valid to End of Write	tDVWH	6	_	7	_	8	_	ns	
Data Hold Time	tWHDX	0	_	0	_	0	_	ns	
Write Low to Data High–Z	tWLQZ	0	4	0	5	0	6	ns	3, 4
Write High to Output Active	tWHQX	3	_	3	_	3	_	ns	3, 4
Write Recovery Time	tWHAX	0		0		0		ns	
Write Recovery Time — A0	tWHA0X	0	_	0	_	0	_	ns	

NOTES:

- A write occurs during the overlap of DCS or TCS low and WE low.
 Enable timings are the same for both DCS and TCS.
- 3. Transition is measured 200 mV from steady-state voltage.
- 4. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 A1 – A17 ^tAVWH tWHAX A0 tWHA0X t_{A0VWH} DCS/TCS (DATA/TAG ENABLE) tWLEH twlwh. WE (WRITE ENABLE) t_{A0VWL} -tDVWH tWHDX -t_{AVWL} D (DATA IN) DATA VALID tWLQZ 🔫 HIGH-Z HIGH-Z Q (DATA OUT) -- twhqx


MOTOROLA FAST SRAM MCM44256B SERIES

WRITE CYCLE 2 (DCS or TCS Controlled, See Notes 1 and 2)

		-12		-15 -1		17			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Address Setup Time	^t AVEL	0	_	0	_	0	_	ns	
A0 Setup Time	^t A0VEL	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH	12	_	15	_	17	_	ns	
A0 Valid to End of Write	^t A0VEH	10	_	12	_	14	_	ns	
Data/Tag Enable to End of Write	^t ELEH, ^t ELWH	12	_	15	_	17	_	ns	
Data Valid to End of Write	^t DVEH	6	_	7	_	8	_	ns	
Data Hold Time	^t EHDX	5	_	5	_	5	_	ns	
Write Recovery Time	t _{EHAX}	5	_	5	_	5	_	ns	
Write Recovery Time — A0	^t EHA0X	5	_	5	_	5	_	ns	

NOTES:

- A write occurs during the overlap of DCS or TCS low and WE low.
 Enable timings are the same for both DCS and TCS.



MOTOROLA FAST SRAM MCM44256B SERIES

ORDERING INFORMATION (Order by Full Part Number)

	<u>MÇM</u>	<u>44X256B</u>	<u>XX</u>	<u>XX</u>
Motorola Memory Prefix				Speed (12 = 12 ns, 15 = 15 ns, 17 = 17 ns)
Part Number				Package (SG = Gold Pad SIMM)

Part Number	Unified/Split	Word Line Size	TAG Depth
MCM44A256B	Unified/Split	4	256K
MCM44B256B	Unified/Split	8	128K
MCM44C256B	Unified/Split	16	64K
MCM44D256B	Unified/Split	32	32K

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-18

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

- TOUCHTONE 1-602-244-6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, - US & Canada ONLY 1-800-774-1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274



MCM44256B/D