
64K x 4 Bit Static RAM

The MCM6709AR is a 262,144 bit static random access memory organized as 65,536 words of 4 bits, fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The MCM6709AR meets JEDEC standards and is available in a revolutionary pinout 300 mil, 28 lead plastic surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs are TTL Compatible
- Center Power and I/O Pins for Reduced Noise •
- Three State Outputs
- Fast Access Times: MCM6709AR-6 = 6 ns MCM6709AR-7 = 7 ns



J PACKAGE 300 MIL SOJ CASE 810B-03

MCM6709AR

PIN	ASSIG	NME	N.	т
A0 C	1•	28	þ	A15
A1 [2	27	þ	A14
A2 [3	26	þ	A13
A3 [4	25	þ	A12
ĒC	5	24	þ	G
DQ0 [6	23	þ	DQ3
V _{CC} [7	22	þ	V _{SS}
v _{ss} C	8	21	þ	VCC
DQ1 [9	20	þ	DQ2
WC	10	19	þ	A11
A4 [11	18	þ	A10
A5 [12	17	þ	A9
A6 [13	16	þ	A8
A7 [14	15	þ	NC

PIN NAMES
$\begin{array}{cccc} A0-A15 & & Address Inputs \\ \hline W & & Write Enable \\ \hline G & & Output Enable \\ \hline E & & Chip Enable \\ DQ0-DQ3 & Data Input/Output \\ V_{CC} & + 5 V Power Supply \\ V_{SS} & Ground \\ NC & No Connection \end{array}$

All power supply and ground pins must be connected for proper operation of the device.

TRUTH TABLE (X = Don't Care)

E	G	W	Mode	Output	Cycle
Н	Х	Х	Not Selected	High–Z	—
L	Н	Н	Read	High–Z	—
L	L	Н	Read	D _{out}	Read Cycle
L	Х	L	Write	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to + 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 30	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3*	V
Input Low Voltage	VIL	- 0.5**		0.8	V

 *V V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 2.0 ns) or I ≤ 30.0 mA. ** V_{IL} (min) = - 0.5 V dc @ 30.0 mA; V_{IL} (min) = - 2.0 V ac (pulse width ≤ 2.0 ns) or I ≤ 30.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	I _{lkg(I)}	_	± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{CC})	I _{lkg(O)}	_	± 1.0	μΑ
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)	∨он	2.4	—	V
Output Low Voltage (I _{OL} = 8.0 mA)	VOL	_	0.4	V

POWER SUPPLY CURRENTS

Parameter	Symbol	MCM6709AR-6	MCM6709AR-7	Unit	Notes
AC Active Supply Current ($I_{out} = 0 \text{ mA}$, $V_{CC} = \max$, $f = f_{max}$)	ICCA	235	225	mA	1, 2, 3
AC Standby Current ($\overline{E} = V_{IH}$, $V_{CC} = max$, $f = f_{max}$)	I _{SB1}	95	85	mA	1, 2, 3
$\begin{array}{l} CMOS \mbox{ Standby Current (V}_{CC} = max, f = 0 \mbox{ MHz}, \\ \overline{E} \geq V_{CC} - 0.2 \mbox{ V}, \mbox{ V}_{in} \leq V_{SS}, \mbox{ or } \geq V_{CC} - 0.2 \mbox{ V}) \end{array}$	I _{SB2}	20	20	mA	

NOTES:

1. Reference AC Operating Conditions and Characteristics for input and timing (VIH/VIL, tr/tf, pulse level 0 to 3.0 V, VIH = 3.0 V).

2. All addresses transition simultaneously low (LSB) and then high (MSB).

3. Data states are all zero.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Мах	Unit
Address Input Capacitance	C _{in}	5	pF
Control Pin Input Capacitance (\overline{E} , \overline{G} , \overline{W})	C _{in}	6	pF
Input/Output Capacitance	C _{I/O}	6	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse Levels	0 to 3.0 V
Input Rise/Fall Time	2 ns

Output Timing Measurement Reference Level 1.5 V Output Load See Figure 1A

READ CYCLES 1 AND 2 (See Notes 1 and 2)

		MCM6709AR-6		MCM6709AR-7		09AR-6 MCM6709AR-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes		
Read Cycle Time	tavav	6	—	7	—	ns	3		
Address Access Time	^t AVQV	—	6	—	7	ns			
Chip Enable Access Time	^t ELQV	—	6	—	7	ns			
Output Enable Access Time	tGLQV	—	4	—	4	ns			
Output Hold from Address Change	t _{AXQX}	2.5	—	2.5	—	ns			
Chip Enable Low to Output Active	^t ELQX	3	-	3	—	ns	4, 5, 6		
Output Enable Low to Output Active	^t GLQX	0	—	0	—	ns	4, 5, 6		
Chip Enable High to Output High–Z	^t EHQZ	0	3	0	3.5	ns	4, 5, 6		
Output Enable High to Output High–Z	^t GHQZ	0	3	0	3.5	ns	4, 5, 6		

NOTES:

1. \overline{W} is high for read cycle.

- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. .All read cycle timings are referenced from the last valid address to the first transitioning address.

4. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given device and from device to device.

5. Transition is measured 200 mV from steady-state voltage with load of Figure 1B.

6. This parameter is sampled and not 100% tested.

AC TEST LOADS





Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note)



NOTE: Device is continuously selected ($\overline{E} = V_{IL}, \overline{G} = V_{IL}$).

READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.

WRITE CYCLE 1 (\overline{W} Controlled, See Notes 1 and 2)

		MCM6709AR-6 MCM6709AR-7		09AR-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	6	_	7	—	ns	3
Address Setup Time	t _{AVWL}	0	_	0	—	ns	
Address Valid to End of Write	^t AVWH	6	_	7	—	ns	
Write Pulse Width	^t WLWH ^t WLEH	6	—	7	_	ns	
Data Valid to End of Write	^t DVWH	3	_	3.5	—	ns	
Data Hold Time	^t WHDX	0	—	0	—	ns	
Write Low to Data High–Z	tWLQZ	0	3.5	0	3.5	ns	4, 5, 6
Write High to Output Active	^t WHQX	3	_	3	_	ns	4, 5, 6
Write Recovery Time	^t WHAX	0	_	0	_	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.


3. All write cycle timing is referenced from the last valid address to the first transitioning address.

4. Transition is measured 200 mV from steady state voltage with load of Figure 1B.

5. This parameter is sampled and not 100% tested.

6. At any given voltage and temperature, tWLQZ max is less than tWHQX min both for a given device and from device to device.

WRITE CYCLE 1



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)


		MCM6709AR-6		-6 MCM6709AR-7			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	6	_	7	—	ns	3
Address Setup Time	^t AVEL	0	_	0	—	ns	
Address Valid to End of Write	^t AVEH	6	—	7	—	ns	
Chip Enable to End of Write	^t ELEH [,] ^t ELWH	5	—	6	_	ns	4, 5
Data Valid to End of Write	^t DVEH	3	_	3.5	—	ns	
Data Hold Time	^t EHDX	0	_	0	_	ns	
Write Recovery Time	^t EHAX	0	_	0	_	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.


2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.



WRITE CYCLE 2

28 LEAD 300 MIL SOJ CASE 810B-03



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI

- DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- CONTROLLING DIMENSION: INCH.
 DIM R TO BE DETERMINED AT DATUM -T-.

5. 810B-01 AND -02 OBSOLETE, NEW STANDARD 810B-03.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.29	18.54	0.720	0.730
В	7.50	7.74	0.295	0.305
С	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
н	-	0.50	-	0.020
K	0.89	1.14	0.035	0.045
L	0.64 BSC		0.025 BSC	
М	0°	10°	0°	10°
N	0.76	1.14	0.030	0.045
Р	8.38	8.64	0.330	0.340
R	6.60	6.86	0.260	0.270
S	0.77	1.01	0.030	0.040

ORDERING INFORMATION (Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🤚 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE

