MCM69P735

Product Preview

128K x 36 Bit Pipelined BurstRAM™ Synchronous Fast Static RAM



ZP PACKAGE
PBGA
CASE 999–01

The MCM69P735 is a 4M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPC™ and other high performance microprocessors. It is organized as 128K words of 36 bits each. This device integrates input registers, an output register, a 2–bit address counter, and a high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K).

Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and linear burst order (LBO) are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69P735 (burst sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable (SW) are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM69P735 operates from a 3.3 V core power supply and all outputs operate on a 3.3 V or 2.5 V power supply. All inputs and outputs are JEDEC standard JESD8–5 compatible.

- MCM69P735 Speed Options

Speed	t_{KHKH}	Pipelined t_{KHQV}	Setup	Hold	I_{DD}	Pkg
200 MHz	5 ns	2.5 ns	0.5 ns	1 ns	475 mA	PBGA
180 MHz	5.5 ns	3.0 ns	0.5 ns	1 ns	450 mA	PBGA
166 MHz	6 ns	3.5 ns	0.5 ns	1 ns	425 mA	PBGA

- 3.3 V + 10%, – 5% Core Power Supply, Operates with a 3.3 V or 2.5 V I/O Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Single–Cycle Deselect Timing
- Internally Self–Timed Write Cycle
- Byte Write and Global Write Control
- PB1 Version 2.0 Compatible
- JEDEC Standard 119–Pin PBGA Package

BurstRAM is a trademark of Motorola, Inc.
The PowerPC name is a trademark of IBM Corp., used under license therefrom.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

6/10/97

FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENT



TOP VIEW 119 BUMP PBGA

Not to Scale

PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
4B	$\overline{\text{ADSC}}$	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
4A	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address used to initiate a new READ or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
4G	$\overline{\text{ADV}}$	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQx	I/O	Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b, c, d).
4F	$\overline{\text{G}}$	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
4K	K	Input	Clock: This signal registers the address, data in, and all control signals except G and LBO.
3R	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 2R, 6R, 3T, 4T, 5T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 5G, 3G, 3L (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b, c, d). SGW overrides SBx.
4E	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks $\overline{\text{ADSP}}$ or deselects chip when $\overline{\text{ADSC}}$ is asserted.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
6B	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
4H	$\overline{\text{SGW}}$	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high.
4M	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low.
4C, 2J, 4J, 6J, 4R	V_{DD}	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V_{DDQ}	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P	V_{SS}	Supply	Ground.
1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R, 7R, 1T, 2T, 6T, 7T, 2U, 3U, 4U, 5U, 6U	NC	—	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 Through 5)

Next Cycle	Address Used	$\overline{SE1}$	SE2	$\overline{SE3}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{G}$ [3]	DQx	Write [2, 4]
Deselect	None	1	X	X	X	0	X	X	High–Z	X
Deselect	None	0	X	1	0	X	X	X	High–Z	X
Deselect	None	0	0	X	0	X	X	X	High–Z	X
Deselect	None	X	X	1	1	0	X	X	High–Z	X
Deselect	None	X	0	X	1	0	X	X	High–Z	X
Begin Read	External	0	1	0	0	X	X	X	High–Z	X[5]
Begin Read	External	0	1	0	1	0	X	X	High–Z	READ[5]
Continue Read	Next	X	X	X	1	1	0	1	High–Z	READ
Continue Read	Next	X	X	X	1	1	0	0	DQ	READ
Continue Read	Next	1	X	X	X	1	0	1	High–Z	READ
Continue Read	Next	1	X	X	X	1	0	0	DQ	READ
Suspend Read	Current	X	X	X	1	1	1	1	High–Z	READ
Suspend Read	Current	X	X	X	1	1	1	0	DQ	READ
Suspend Read	Current	1	X	X	X	1	1	1	High–Z	READ
Suspend Read	Current	1	X	X	X	1	1	0	DQ	READ
Begin Write	External	0	1	0	1	0	X	X	High–Z	WRITE
Continue Write	Next	X	X	X	1	1	0	X	High–Z	WRITE
Continue Write	Next	1	X	X	X	1	0	X	High–Z	WRITE
Suspend Write	Current	X	X	X	1	1	1	X	High–Z	WRITE
Suspend Write	Current	1	X	X	X	1	1	X	High–Z	WRITE

NOTES:
1. X = don't care. 1 = logic high. 0 = logic low.
2. Write is defined as either (a) any SBx and SW low or (b) SGW is low.
3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (t_{GLQX}) following $\overline{G}$ going low.
4. On write cycles that follow read cycles, $\overline{G}$ must be negated prior to the start of the write cycle to ensure proper write data setup times. $\overline{G}$ must also remain negated at the completion of the write cycle to ensure proper write data hold times.
5. This read assumes the RAM was previously deselected.

LINEAR BURST ADDRESS TABLE ($\overline{LBO} = V_{SS}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X10	X . . . X11	X . . . X00
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X00	X . . . X01	X . . . X10

INTERLEAVED BURST ADDRESS TABLE ($\overline{LBO} = V_{DD}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X00	X . . . X11	X . . . X10
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X10	X . . . X01	X . . . X00

WRITE TRUTH TABLE

Cycle Type	SGW	SW	SBa	SBb	SBc	SBd
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte a	H	L	L	H	H	H
Write Byte b	H	L	H	L	H	H
Write Byte c	H	L	L	H	L	H
Write Byte d	H	L	H	L	H	L
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{DD}	V_{SS} – 0.5 to + 4.6	V
I/O Supply Voltage (See Note 2)	V_{DDQ}	V_{SS} – 0.5 to V_{DD}	V
Input Voltage Relative to V_{SS} for Any Pin Except V_{DD} (See Note 2)	V_{in}, V_{out}	V_{SS} – 0.5 to V_{DD} + 0.5	V
Input Voltage (Three–State I/O) (See Note 2)	V_{IT}	V_{SS} – 0.5 to V_{DDQ} + 0.5	V
Output Current (per I/O)	I_{out}	± 20	mA
Package Power Dissipation (See Note 3)	P_D	1.6	W
Temperature Under Bias	T_{bias}	– 10 to 85	°C
Storage Temperature	T_{stg}	– 55 to 125	°C

NOTES:
1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
2. This is a steady–state DC parameter that is in effect after the power supply has achieved its nominal operating level. Power sequencing can not be controlled and is not allowed.
3. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

PACKAGE THERMAL CHARACTERISTICS — PBGA

Rating		Symbol	Max	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single Layer Board Four Layer Board	$R_{\theta JA}$	41 19	°C/W	1, 2
Junction to Board (Bottom)		$R_{\theta JB}$	11	°C/W	3
Junction to Case (Top)		$R_{\theta JC}$	9	°C/W	4

NOTES:
1. Junction temperature is a function of on–chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
2. Per SEMI G38–87.
3. Indicates the average thermal resistance between the die and the printed circuit board.
4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC–883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

(3.6 V ≥ V_{DD} ≥ 3.135 V, 70°C ≥ T_A ≥ 0°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{DD}	3.135	3.3	3.6	V
I/O Supply Voltage	V_{DDQ}	2.375	3.3	V_{DD}	V
Ambient Temperature	T_A	0	—	70	°C
Input Low Voltage	V_{IL}	– 0.3	—	0.8	V
Input High Voltage	V_{IH}	2.0	—	V_{DD} + 0.3	V



Figure 1. Undershoot Voltage

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Input Leakage Current (0 V ≤ V_{in} ≤ V_{DD})	$I_{lkg(I)}$	—	—	± 1	µA	1
Output Leakage Current (0 V ≤ V_{in} ≤ V_{DDQ})	$I_{lkg(O)}$	—	—	± 1	µA	
AC Supply Current (Device Selected, All Outputs Open, Freq = Max) Includes V_{DD} and V_{DDQ} — MCM69P735–2.5 / MCM69P735–3 / MCM69P735–3.5	I_{DDA}	—	—	475 / 450 / 425	mA	2, 3, 4
CMOS Standby Supply Current (Device Deselected, Freq = 0, V_{DD} = Max, All Inputs Static at CMOS Levels V_{in} ≤ V_{SS} + 0.2 V or ≥ V_{DD} – 0.2 V)	I_{SB2}	—	—	40	mA	5
TTL Standby Supply Current (Device Deselected, Freq = 0, V_{DD} = Max, All Inputs Static at V_{in} ≤ V_{IL} or ≥ V_{IH})	I_{SB3}	—	—	45	mA	5
Clock Running (Device Deselected, Freq = Max, V_{DD} = Max, All Inputs Toggling at CMOS Levels V_{in} ≤ V_{SS} + 0.2 V or ≥ V_{DD} – 0.2 V) — MCM69P735–2.5	I_{SB4}	—	—	190	mA	5
Static Clock Running (Device Deselected, Freq = Max, V_{DD} = Max, All Inputs Static at V_{in} ≤ V_{IL} or ≥ V_{IH}) — MCM69P735–2.5	I_{SB5}	—	—	85	mA	5
Output Low Voltage (I_{OL} = 2 mA) V_{DDQ} = 2.5 V	V_{OL1}	—	—	0.7	V	
Output High Voltage (I_{OH} = – 2 mA) V_{DDQ} = 2.5 V	V_{OH1}	1.7	—	—	V	
Output Low Voltage (I_{OL} = 8 mA) V_{DDQ} = 3.3 V	V_{OL2}	—	—	0.4	V	
Output High Voltage (I_{OH} = – 4 mA) V_{DDQ} = 3.3 V	V_{OH2}	2.4	—	—	V	

NOTES:

1. LBO pin has an internal pullup and will exhibit leakage currents of ± 5 µA.
2. Reference AC Operating Conditions and Characteristics for input and timing (V_{IH}/V_{IL}, t_r/t_f, pulse level 0 to 3.0 V).
3. All addresses transition simultaneously low (LSB) and then high (MSB).
4. Data states are all zero.
5. Device in Deselected mode as defined by the Truth Table.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, 70°C ≥ T_A ≥ 0°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Typ	Max	Unit
Input Capacitance	C_{in}	—	4	5	pF
Input/Output Capacitance	$C_{I/O}$	—	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(3.6 V ≥ V_{DD} ≥ 3.135 V, 70°C ≥ T_A ≥ 0°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level . . . . . 1.5 V
Input Pulse Levels . . . . . 0 to 3.0 V
Input Slew Rate (See Note 1) . . . . . 1.0 V/ns
Output Timing Reference Level . . . . . 1.5 V
Output Load . . . . . See Figure 2 Unless Otherwise Noted
Output Rise/Fall Times (Max) . . . . . 2.0 ns

READ/WRITE CYCLE TIMING (See Notes 1 and 2)

Parameter	Symbol	MCM69P735–2.5 200 MHz		MCM69P735–3 180 MHz		MCM69P735–3.5 166 MHz		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Cycle Time	t_{KHKH}	5	—	5.5	—	6	—	ns	
Clock High Pulse Width	t_{KHKL}	2.2	—	2.5	—	2.7	—	ns	3, 4
Clock Low Pulse Width	t_{KLKH}	2.2	—	2.5	—	2.7	—	ns	3, 4
Clock Access Time	t_{KHQV}	—	2.5	—	3.0	—	3.5	ns	3
Output Enable to Output Valid	t_{GLQV}	—	3.5	—	3.5	—	3.8	ns	3
Clock High to Output Active	t_{KHQX1}	0	—	0	—	0	—	ns	3, 5, 6
Clock High to Output Change	t_{KHQX2}	1.5	—	1.5	—	1.5	—	ns	3, 6
Output Enable to Output Active	t_{GLQX}	0	—	0	—	0	—	ns	3, 5, 6
Output Disable to Q High–Z	t_{GHQZ}	—	3.5	—	3.5	—	3.8	ns	3, 5, 6
Clock High to Q High–Z	t_{KHQZ}	1.5	5	1.5	5.5	1.5	6	ns	3, 5, 6
Setup Times: Address	t_{ADKH}	0.5	—	0.5	—	0.5	—	ns	3
Data In	t_{DVKH}	0.5		0.5		0.5			
Write	t_{WVKH}	0.5		0.5		0.5			
$\overline{\text{Chip Enable}}$	t_{EVKH}	0.5		0.5		0.5			
ADSP, ADSC, ADV	t_{ADSKH}	1.5		1.5		1.5			
Hold Times: $\overline{\text{Address}}$	t_{KHAX}	1.0	—	1.0	—	1.0	—	ns	3
ADSP, ADSC, ADV	t_{KHADSX}								
Data In	t_{KHDX}								
Write	t_{KHWX}								
Chip Enable	t_{KHEX}								

NOTES:
1. Write is defined as either any $\overline{SBx}$ and $\overline{SW}$ low or $\overline{SGW}$ is low. Chip Enable is defined as $\overline{SE1}$ low, SE2 high and $\overline{SE3}$ low whenever $\overline{ADSP}$ or $\overline{ADSC}$ is asserted.
2. All read and write cycle timings are referenced from K or $\overline{G}$.
3. Tested per AC Test Load, Figure 2.
4. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at $V_{DDQ}/2$. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
5. Measured at ± 200 mV from steady state.
6. This parameter is sampled and not 100% tested.



Figure 2. AC Test Load



NOTES:
1. Input waveform has a slew rate of 1 V/ns.
2. Rise time is measured from 0.4 to 2.4 V unloaded.
3. Fall time is measured from 2.4 to 0.4 V unloaded.

Figure 3. Unloaded Rise and Fall Time Characterization

PULL–UP		
VOLTAGE (V)	I (mA) MIN	I (mA) MAX
– 0.5	– 40	– 120
0	– 40	– 120
1.4	– 40	– 120
1.65	– 37	– 104
2.0	– 28	– 81
3.135	0	– 20
3.6	0	0



(a) Pull–Up for 3.3 V I/O Supply

PULL–UP		
VOLTAGE (V)	I (mA) MIN	I (mA) MAX
– 0.5	– 26	– 75
0	– 26	– 75
0.8	– 26	– 75
1.25	– 18	– 58
1.5	– 14	– 49
2.3	0	– 21
2.7	0	– 7
2.9	0	0



(b) Pull–Up for 2.5 V I/O Supply

PULL–DOWN		
VOLTAGE (V)	I (mA) MIN	I (mA) MAX
– 0.5	– 34	– 126
0	0	0
0.5	17	47
1	35	90
1.65	45	114
1.8	46	120
3.6	46	120
4	46	120



(c) Pull–Down for 3.3 V and 2.5 V I/O Supply

Figure 4. Typical Output Buffer Characteristics

READ/WRITE CYCLES



NOTE: $\overline{E}$ low = SE2 high and $\overline{SE3}$ low.
$\overline{W}$ low = $\overline{SGW}$ low and/or $\overline{SW}$ and $\overline{SBx}$ low.

APPLICATION INFORMATION

STOP CLOCK OPERATION

In the stop clock mode of operation, the SRAM will hold all state and data values even though the clock is not running (full static operation). The SRAM design allows the clock to start with ADSP and ADSC, and stops the clock after the last write data is latched, or the last read data is driven out.

When starting and stopping the clock, the AC clock timing and parametrics must be strictly maintained. For example, clock pulse width and edge rates must be guaranteed when starting and stopping the clocks.

To achieve the lowest power operation for all three stop clock modes, stop read, stop write, and stop deselect:

- Force the clock to a low state.
- Force the control signals to an inactive state (this guarantees any potential source of noise on the clock input will not start an unplanned on activity).
- Force the address inputs to a low state.

STOP CLOCK WITH READ TIMING



NOTE: For lowest possible power consumption during stop clock, the addresses should be driven to a low state (V_{IL}). Best results are obtained if V_{IL} < 0.2 V.

STOP CLOCK WITH WRITE TIMING



NOTE: While the clock is stopped, DATA IN must be fixed in a high (V_{IH}) or low (V_{IL}) state to reduce the DC current of the input buffers. For lowest power operation, all data and address lines should be held in a low (V_{IL}) state and control lines held in an inactive state.

STOP CLOCK WITH DESELECT OPERATION TIMING



NOTE: While the clock is stopped, DATA IN must be fixed in a high (V_{IH}) or low (V_{IL}) state to reduce the DC current of the input buffers. For lowest power operation, all data and address lines should be held in a low (V_{IL}) state and control lines held in an inactive state.

NON–BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for PowerPC–based and other high end MPU–based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69P735. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 5.

CONTROL PIN TIE VALUES ($H \geq V_{IH}$, $L \leq V_{IL}$)

Non–Burst	ADSP	ADSC	ADV	SE1	LBO
Sync Non–Burst, Pipelined SRAM	H	L	H	L	X

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.



Figure 5. Configured as Non–Burst Synchronous SRAM

ORDERING INFORMATION
(Order by Full Part Number)

MCM 69P735 XX X X

- MCM: Motorola Memory Prefix
- 69P735: Part Number
- XX: Package (ZP = PBGA)
- X: Speed (2.5 = 2.5 ns, 3 = 3.0 ns, 3.5 = 3.5 ns)
- X: Blank = Trays, R = Tape and Reel

Full Part Numbers —

MCM69P735ZP2.5	MCM69P735ZP3	MCM69P735ZP3.5
MCM69P735ZP2.5R	MCM69P735ZP3R	MCM69P735ZP3.5R

PACKAGE DIMENSIONS

ZP PACKAGE
7 x 17 BUMP PBGA
CASE 999–01



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	14.00 BSC		0.551 BSC	
B	22.00 BSC		0.866 BSC	
C	—	2.40	—	0.094
D	0.60	0.90	0.024	0.035
E	0.50	0.70	0.020	0.028
F	1.30	1.70	0.051	0.067
G	1.27 BSC		0.050 BSC	
K	0.80	1.00	0.031	0.039
N	11.90	12.10	0.469	0.476
P	19.40	19.60	0.764	0.772
R	7.62 BSC		0.300 BSC	
S	20.32 BSC		0.800 BSC	



How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 303–675–2140 or 1–800–441–2447

Mfax™ : RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609
– US & Canada ONLY 1–800–774–1848

INTERNET : http://motorola.com/sps

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office; 4–32–1, Nishi–Gotanda; Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298