# Advance Information 4M Late Write 2.5 V I/O

The MCM69R738A/820A is a 4 megabit synchronous late write fast static RAM designed to provide high performance in secondary cache and ATM switch, Telecom, and other high speed memory applications. The MCM69R820A organized as 256K words by 18 bits, and the MCM69R738A organized as 128K words by 36 bits wide are fabricated in Motorola's high performance silicon gate BiCMOS technology.

The differential CK clock inputs control the timing of read/write operations of the RAM. At the rising edge of the CK clock all addresses, write enables, and synchronous selects are registered. An internal buffer and special logic enable the memory to accept write data on the rising edge of the CK clock a cycle after address and control signals. Read data is driven on the rising edge of the CK clock also.

The RAM uses 2.5 V inputs and outputs.

The synchronous write and byte enables allow writing to individual bytes or the entire word.

- Byte Write Control
- Single 3.3 V +10%, 5% Operation
- 2.5 V I/O (V<sub>DDQ</sub>)
- Register to Register Synchronous Operation
- Asynchronous Output Enable
- Boundary Scan (JTAG) IEEE 1149.1 Compatible
- Differential Clock Inputs
- Optional x 18 or x 36 organization
- MCM69R738A/820A-5 = 5 ns MCM69R738A/820A-6 = 6 ns MCM69R738A/820A-7 = 7 ns MCM69R738A/820A-8 = 8 ns
- Sleep Mode Operation (ZZ Pin)
- 119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array (PBGA) Package


# MCM69R738A MCM69R820A



This document contains information on a new product. Specifications and information herein are subject to change without notice. REV 1 8/13/97



# FUNCTIONAL BLOCK DIAGRAM



# PIN ASSIGNMENTS

TOP VIEW

			MC	<b>169</b> R7	738A		
	1	2	3	4	5	6	
А		O SA	O SA	O NC	O SA	O SA	O VDDQ
В	O NC	O NC	O SA	O NC	O SA	O NC	O NC
С	O NC	O SA	O SA	o V <sub>DD</sub> O	O SA	O SA	O NC
D	O DQc	O DQc	SA O V <sub>SS</sub> O	O NC	O Vss	$\cap$	O DQb
Е	ONC ODQC DQC OQC	O DQc	° V <sub>SS</sub>	<u>0</u> SS	° V <sub>SS</sub>	DQb O DQb O	O NC O DQb OQb
F			0 Vcc	Q	0 Vcc		0
G	VDDQ ODQc ODQc	O SA DQC DQC DQC DQC DQC DQC DQC	V <sub>SS</sub> V <sub>SS</sub> <u>O</u> SBc O	NG dS dG ONON ON ON dK dS OSOS	SA VSS VSS VSS SBb VSS VSS	DQb O DQb O DQb	V <sub>DDQ</sub> O DQb
Η	O DQc		Vss	O NC	o V <sub>SS</sub>		O DQb
J		0	O NC	0 V <sub>DD</sub>	O NC	0 V <sub>DD</sub>	O V <sub>DDQ</sub>
K	VDDQ DQd DQd VDDQ VDDQ DQd DQd	O DQd DQd DQd DQd DQd DQd	O Vss	O CK	○ VSS ○ SBa ○ VSS ○	O DQa DQa DQa DQa O DQa DQa	O DQa
L	O DQd	O DQd	<u>0</u> SBd 0	<u>0</u> CK	<u> </u>	⊖ DQa	O DQa O
М	O VDDO	O DQd	O Vee	<u> </u>	O Vee	O DQa	O Vdda
Ν	O O DOd	O	V <sub>SS</sub> O Vss	O SA	O Vee	O DQa	
Ρ	O DQd	ODQd	V <sub>SS</sub> Vss	O SA	V <u>SS</u> 0 Vee	O DQa	V <sub>DDQ</sub> O DQa O DQa
R		0		0		O SA	0
Т	0 NC 0 NC 0	O NC	VSS O SA	O V <sub>DD</sub> O SA	VDD O SA	O NC	0 NC 0 ZZ 0
U		O SA O NC O TMS	O TDI	SA O TCK	O TDO	O NC	O VDDQ

			MC	M69R	820A		
	1	2	3	4	5	6	7
A		O SA	O SA	O NC	O SA	O SA	O VDDQ
В	O NC	O NC	O SA	O NC	O SA	O NC	O NC
С	O NC O DQb	O SA	O SA SA O SS VSS O SS VSS O SS SBb O	о Vор	O SA	0	0
D	O DQb	O NC	○ V <sub>SS</sub>	о NC	O SA V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> O	O DQa	O NC
Е	NC	O DQb	O VSS	<u>O</u> SS	0 V <sub>SS</sub>	O NC	DQa
F	VDDQ O	O NC	0 V <sub>SS</sub>	Q G	0 V <sub>SS</sub>	O DQa O NC O DQa O	o V <sub>DDQ</sub>
G	O NC	O DQb	<u> </u>	O NC	o V <sub>SS</sub>	O NC	O DQa
Н	NC O DQb O	O DQb O NC	○ V <sub>SS</sub> ○	O NC	V <sub>SS</sub> V <sub>SS</sub> ○ NC ○ V <sub>SS</sub> SBa	⊖ DQa	DQa O NC
J	O V <sub>DDQ</sub>	0	O NC	o V <sub>DD</sub>	O NC	Vnn	O V <sub>DDQ</sub>
K	O NC	V <sub>DD</sub> O DQb	o V <sub>SS</sub>	O CK	o V <sub>SS</sub>	O NC O DQa	DQa
L	VDDQ ONC ODQb	O NC	NC VSS VSS VSS O	⊖ CK	 SBa	O DQa	O NC
М	O V <sub>DDQ</sub> O	O DQb	○ V <sub>SS</sub> ○	SW	o V <sub>SS</sub>	O NC	O V <sub>DDQ</sub>
Ν	O DQb	O DQb O NC O DQb	o V <sub>SS</sub>	0 X 0 D0 X d \$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	o V <sub>SS</sub>	O DQa O	O NC
Ρ	DQb O NC		Vss	SA	Vss	NC	NC O DQa
R	O NC	O SA O	V <sub>SS</sub> O V <sub>SS</sub>		$\stackrel{\bigcirc}{}_{V_{SS}}^{V_{SS}}$ $\stackrel{\bigcirc}{}_{V_{SS}}^{V_{SS}}$ $\stackrel{\bigcirc}{}_{V_{DD}}^{V_{DD}}$	o SA o	O NC
Т	NC O NC	SA	0	V <sub>DD</sub> O NC	SA	SA	ZZ
U		SA O TMS	SA O TDI	О	O TDO	O NC	NC O ZZ VDDQ

# MCM69R738A PIN DESCRIPTIONS

PBGA Pin Locations	Symbol	Туре	Description
4K	СК	Input	Address, data in and control input register clock. Active high.
4L	СК	Input	Address, data in and control input register clock. Active low.
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQx	I/O	Synchronous Data I/O.
4F	G	Input	Output Enable: Asynchronous pin, active low.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4N, 4P, 2R, 6R, 3T, 4T, 5T	SA	Input	Synchronous Address Inputs: Registered on the rising clock edge.
5L, 5G, 3G, 3L (a), (b), (c), (d)	SBx	Input	Synchronous Byte W <u>rite</u> Enable: Enables writes to byte x in conjunction with the SW input. Has no effect on read cycles, active low.
4E	SS	Input	Synchronous Chip Enable: Registered on the rising clock edge, active low.
4M	SW	Input	Synchronous Write: Registered on the rising clock edge, active low. Writes all enabled bytes.
4U	тск	Input	Test Clock (JTAG).
3U	TDI	Input	Test Data In (JTAG).
5U	TDO	Output	Test Data Out (JTAG).
2U	TMS	Input	Test Mode Select (JTAG).
7T	ZZ	Input	Enables sleep mode, active high.
4C, 2J, 4J, 6J, 4R, 5R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	VDDQ	Supply	Output Power Supply: provides operating power for output buffers.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P, 3R	V <sub>SS</sub>	Supply	Ground.
4A, 1B, 2B, 4B, 6B, 7B, 1C, 7C, 4D, 4G, 4H, 3J, 5J, 1R, 7R, 1T, 2T, 6T, 6U	NC	—	No Connection: There is no connection to the chip. Note: 3J and 5J are tied common.

# MCM69R820A PIN DESCRIPTIONS

PBGA Pin Locations	Symbol	Туре	Description
4K	СК	Input	Address, data in and control input register clock. Active high.
4L	СК	Input	Address, data in and control input register clock. Active low.
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	DQx	I/O	Synchronous Data I/O.
4F	G	Input	Output Enable: Asynchronous pin, active low.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4N, 4P, 2R, 6R, 2T, 3T, 5T, 6T	SA	Input	Synchronous Address Inputs: Registered on the rising clock edge.
5L, 3G (a), (b)	SBx	Input	Synchronous Byte W <u>rite</u> Enable: Enables writes to byte x in conjunction with the SW input. Has no effect on read cycles, active low.
4E	SS	Input	Synchronous Chip Enable: Registered on the rising clock edge, active low.
4M	SW	Input	Synchronous Write: Registered on the rising clock edge, active low. Writes all enabled bytes.
4U	ТСК	Input	Test Clock (JTAG).
3U	TDI	Input	Test Data In (JTAG).
5U	TDO	Output	Test Data Out (JTAG).
2U	TMS	Input	Test Mode Select (JTAG).
7T	ZZ	Input	Enables sleep mode, active high.
4C, 2J, 4J, 6J, 4R, 5R	V <sub>DD</sub>	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V <sub>DDQ</sub>	Supply	Output Power Supply: provides operating power for output buffers.
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P, 3R	V <sub>SS</sub>	Supply	Ground.
4A, 1B, 2B, 4B, 6B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 4G, 6G, 2H, 4H, 7H, 3J, 5J, 1K, 6K, 2L, 7L, 6M, 2N, 7N, 1P, 6P, 1R, 7R, 1T, 4T, 6U	NC	_	No Connection: There is no connection to the chip. Note: 3J and 5J are tied common.

#### ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS, See Note 1)

Rating	Symbol	Value	Unit
Core Supply Voltage	V <sub>DD</sub>	– 0.5 to + 4.6	V
Output Supply Voltage	VDDQ	– 0.5 to V <sub>DD</sub> + 0.5	V
Voltage On Any Pin	V <sub>in</sub>	– 0.5 to V <sub>DD</sub> + 0.5	V
Input Current (per I/O)	l <sub>in</sub>	± 50	mA
Output Current (per I/O)	l <sub>out</sub>	± 70	mA
Power Dissipation (See Note 2)	PD	—	W
Operating Temperature	ТА	0 to + 70	°C
Temperature Under Bias	T <sub>bias</sub>	-10 to + 85	°C
Storage Temperature	T <sub>stg</sub>	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. Power dissipation capability will be dependent upon package characteristics and use environment. See enclosed thermal impedance data.

#### **PBGA PACKAGE THERMAL CHARACTERISTICS**

Rating		Symbol	Max	Unit	Notes
Junction to Ambient (Still Air)		$R_{ extsf{ heta}JA}$	53	°C/W	1, 2
Junction to Ambient (@200 ft/min)	Single Layer Board	$R_{ extsf{ heta}JA}$	38	°C/W	1, 2
Junction to Ambient (@200 ft/min)	Four Layer Board	R <sub>θJA</sub>	22	°C/W	
Junction to Board (Bottom)		R <sub>θJB</sub>	14	°C/W	3
Junction to Case (Top)		R <sub>θJC</sub>	5	°C/W	4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

#### CLOCK TRUTH TABLE

К	ZZ	SS	SW	SBa	SBb	SBc	SBd	DQ (n)	DQ (n+1)	Mode
L–H	L	L	Н	Х	Х	Х	Х	Х	D <sub>out</sub> 0–35	Read Cycle All Bytes
L–H	L	L	L	L	н	Н	н	High–Z	D <sub>in</sub> 0–8	Write Cycle 1st Byte
L–H	L	L	L	Н	L	н	Н	High–Z	D <sub>in</sub> 9–17	Write Cycle 2nd Byte
L–H	L	L	L	Н	Н	L	Н	High–Z	D <sub>in</sub> 18–26	Write Cycle 3rd Byte
L–H	L	L	L	Н	н	Н	L	High–Z	D <sub>in</sub> 27–35	Write Cycle 4th Byte
L – H	L	L	L	L	L	L	L	High–Z	D <sub>in</sub> 0–35	Write Cycle All Bytes
L – H	L	L	L	Н	Н	Н	Н	High–Z	High–Z	Abort Write Cycle
L–H	L	Н	Н	Х	Х	Х	Х	X	High–Z	Deselect Cycle
L–H	L	Н	L	Х	Х	Х	Х	High–Z	High–Z	Deselect Cycle
Х	Н	Х	Х	Х	Х	Х	Х	High–Z	High–Z	Sleep Mode

# DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C, \text{ Unless Otherwise Noted})$ 

#### RECOMMENDED OPERATING CONDITIONS (See Notes 1 through 4)

Parameter	Symbol	Min	Typical –5	Typical –6	Typical –7	Typical –8	Max	Unit	Notes
Core Power Supply Voltage	V <sub>DD</sub>	3.15	_		—	—	3.6	V	
Output Driver Supply Voltage	VDDQ	2.3	—	—	—	—	2.7	V	
,	18) I <sub>DD1</sub> 36)	_	390 450	360 420	330 390	320 370	490 550	mA	5
Quiescent Active Power Supply Current)	I <sub>DD2</sub>	—	180	180	180	180	250	mA	6, 10
Active Standby Power Supply Current)	ISB1	—	170	170	170	170	250	mA	7
Quiescent Standby Power Supply Current	ISB2	—	150	150	150	150	230	mA	8, 10
Sleep Mode Power Supply Current	ISB3	—	30	30	30	30	50	mA	9, 10

NOTES:

1. All data sheet parameters specified to full range of V<sub>DD</sub> unless otherwise noted. All voltages are referenced to voltage applied to V<sub>SS</sub> bumps.

2. Supply voltage applied to V<sub>DD</sub> connections.

3. Supply voltage applied to V<sub>DDQ</sub> connections.

4. All power supply currents measured with outputs open or deselected.

5.  $V_{DD} = V_{DD}$  (max),  $t_{KHKH} = t_{KHKH}$  (min), SS registered active, 50% read cycles.

6. V<sub>DD</sub> = V<sub>DD</sub> (max), t<sub>KHKH</sub> = dc, SS registe<u>red</u> active.

7.  $V_{DD} = V_{DD}$  (max),  $t_{KHKH} = t_{KHKH}$  (min), SS registered inactive.

8.  $V_{DD} = V_{DD}$  (max),  $t_{KHKH} = dc$ , <u>SS</u> registered inactive. ZZ low.

9.  $V_{DD} = V_{DD}$  (max),  $t_{KHKH} = dc$ , SS registered inactive, ZZ high.

10. 200 mV  $\ge$  V<sub>in</sub>  $\ge$  V<sub>DDQ</sub> - 200 mV.

#### DC INPUT CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Notes
DC Input Logic High	V <sub>IH</sub> (dc)	1.7	V <sub>DD</sub> + 0.3	V	
DC Input Logic Low	V <sub>IL</sub> (dc)	- 0.3	0.7	V	1
Input Leakage Current	llkg(1)	—	± 5	μΑ	2
Clock Input Leakage Current	lclkg(1)	—	± 8	μΑ	2
Clock Input Signal Voltage	V <sub>in</sub>	- 0.3	V <sub>DDQ</sub> + 0.3	V	
Clock Input Differential Voltage	V <sub>DIF</sub> (dc)	0.2	V <sub>DDQ</sub> + 0.6	V	3
Clock Input Common Mode Voltage Range (See Figure 3)	V <sub>CM</sub> (dc)	1.1	2.1	V	4

NOTES:

1. Inputs may undershoot to - 0.5 V (peak) for up to 20% tKHKH (e.g., 2 ns at a clock cycle time of 10 ns).

2. 0 V  $\leq$  V<sub>in</sub>  $\leq$  V<sub>DDQ</sub> for all pins.

3. Minimum instantaneous differential input voltage required for differential input clock operation.

4. Maximum rejectable common mode input voltage variation.

### DC OUTPUT CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Notes
Output Leakage Current	I <sub>lkg(0)</sub>	-1.0	1.0	μA	
Output Low Voltage	V <sub>OL</sub>	_	0.7	V	1
Output High Voltage	Vон	1.7	_	V	2

NOTES:

1. IOL = 8.0 mA.

2.  $I_{OH} = -8.0 \text{ mA}.$ 

**CAPACITANCE** (f = 1.0 MHz, dV = 3.0 V,  $0^{\circ}C \le T_A \le 70^{\circ}C$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C <sub>in</sub>	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	7	8	pF
CK, CK Capacitance	с <sub>СК</sub>	4	5	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C, \text{ Unless Otherwise Noted})$ 

Input Pulse Levels	0 to 2.5 V
Input Rise/Fall Time 1 V/ns (20	% to 80%)
Input Timing Measurement Reference Level	1.25 V
Output Timing Reference Level	1.25 V

Clock Input Timing Reference Level	Differential Cross–Point
Clock Input Pulse Level	1.8 V to 2.1 V
$R_{\theta JA}$ Device	TBD

#### READ/WRITE CYCLE TIMING (See Note 1)


			R738A–5 R820A–5		R738A–6 R820A–6	MCM69F MCM69F	R738A–7 R820A–7		R738A8 R820A8		
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Min	Max	Unit	Note s
Cycle Time	<sup>t</sup> КНКН	5	—	6	-	7	—	8	—	ns	
Clock High Pulse Width	<sup>t</sup> KHKL	2	—	2.4	—	2.8		3.2	—	ns	
Clock Low Pulse Width	<sup>t</sup> KLKH	2	—	2.4	—	2.8		3.2	—	ns	
Clock High to Output Low–Z	<sup>t</sup> KHQX1	1	—	1	—	1		1	—	ns	2, 3
Clock High to Output Valid	<sup>t</sup> KHQV	—	2.5		3	—	3.5	—	4	ns	
Clock High to Output Hold	<sup>t</sup> KHQX	0.5	—	0.5	—	0.5		0.5	—	ns	2
Clock High to Output High–Z	<sup>t</sup> KHQZ	—	2.5	_	3	0	3.5	0	4	ns	2, 3
Output Enable Low to Output Low–Z	<sup>t</sup> GLQX	0.5	_	0.5	_	0.5	_	0.5	_	ns	
Output Enable Low to Output Valid	<sup>t</sup> GLQV	-	2.5	—	3	-	3.5	—	4	ns	
Output Enable to Output Hold	<sup>t</sup> GHQX	0.5	—	0.5	—	0.5	_	0.5	—	ns	
Output Enable High to Output High–Z	<sup>t</sup> GHQZ	-	2.5	_	3	-	3.5	_	4	ns	2, 3
Setup Times: Address Data In Chip Select Write Enable	<sup>t</sup> AVKH <sup>t</sup> DVKH <sup>t</sup> SVKH <sup>t</sup> WVKH	0.5	_	0.5	—	0.5		0.5		ns	
Hold Times: Address Data In Chip Select Write Enable	<sup>t</sup> KHAX <sup>t</sup> KHDX <sup>t</sup> KHSX <sup>t</sup> KHWX	1		1	—	1		1		ns	

NOTES:

1. In no case may control input signals (e.g., SS) be operated with pulse widths less than the minimum clock input pulse width specifications (e.g., t<sub>KHKL</sub>) or at frequencies that exceed the applied K clock frequency.

2. This parameter is sampled and not 100% tested.

3. Measured at  $\pm$  200 mV from steady state.



#### **TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.








Figure 2. Undershoot Voltage




 $^{*}V_{CM},$  the Common Mode Input Voltage, equals  $V_{TR}$  – ((V\_{TR} – V\_{CP})/2).

Figure 3. Differential Inputs/Common Mode Input Voltage

# **REGISTER/REGISTER READ-WRITE-READ CYCLES**



REGISTER/REG<u>IS</u>TER READ–WRITE–READ (G Controlled)



# FUNCTIONAL OPERATION

#### READ AND WRITE OPERATIONS

All control signals except G are registered on the rising edge of the CK clock. These signals must meet the setup and hold times shown in the AC Characteristics table. On the rising edge of the following clock, read data is clocked into the output register and available at the outputs at  $t_{KHQV}$ . During this same cycle a new read address can be applied to the address pins.

A deselect cycle (dead cycle) must occur prior to a write cycle. Read cycles may follow write cycles immediately.

G, S<u>S</u>, and SW control output drive. Chip deselect via a high on SS at the rising edge of the CK clock has its effect on the output drivers after the next rising edge of the CK clock. SW low deselects the output drivers immediately (on the same cycle). Output selecting via a low on SS and high on SW at a rising CK clock has its effect on the output drivers after the next rising edge of the CK clock. Output drivers after the next rising edge of the CK clock. Output drives is also controlled directly by output enable, G. G is an asynchronous input. No <u>cl</u>ock edges are required to enable/disable the output using G.

Output data will be valid the latter of  $t_{GLQV}$  and  $t_{KHQV}$ . Outputs will begin driving at  $t_{KHQX1}$ . Outputs will hold previous data until  $t_{KHQX}$  or  $t_{GHQX}$ .

#### WRITE AND BYTE WRITE FUNCTIONS

Note that in the following discussion the term "byte" refers to nine bits of the RAM I/O bus. In all cases, the <u>timing</u> parameters described for synchronous write input (SW) apply to each of the byte write enable inputs (SBa, SBb, etc.).

Byte write enable inputs have no effect on read cycles. This allows the system designer not interested in performing byte writes to connect the byte enable inputs to active low  $(V_{SS})$ . Reads of all byte<u>s pr</u>oceed normally and write cycles, activated via a low on SW, and the rising edge of the CK clock, write the entire RAM I/O width. This way the designer is spared having to drive multiple write input buffer loads.

Byte writes are performed using the byte write en<u>able</u> inputs in conjunction with the synchronous write input (SW). It is important to note that writing any one byte will inhibit a read of all bytes at the current address. The RAM cannot simultaneously read one byte and write another at the same address. A write cycle initiated with none of the byte write enable inputs active is neither a read or a write. No write will occur, but the outputs will be deselected as in a normal write cycle.

#### LATE WRITE

The write address is sampled on the first rising edge of clock and write data is sampled on the following rising edge.

The late write feature is implemented with single stage write buffering. Write buffering is transparent to the user. A comparator monitors the address bus and, when necessary, routes buffer contents to the outputs to assure coherent operation. This occurs in all cases whether there is a byte write or a full word is written.

#### POWER UP AND INITIALIZATION

The following supply voltage application sequence is recommended: V<sub>SS</sub>, V<sub>DD</sub>, then V<sub>DDQ</sub>. Please note, per the Absolute Maximum Ratings table, V<sub>DDQ</sub> is not to exceed V<sub>DD</sub> + 0.5 V, whatever the instantaneous value of V<sub>DD</sub>. Once supplies have reached specification levels, a minimum dwell of 1.0  $\mu$ s with C/K clock inputs cycling is required before beginning normal operations.

# OVERVIEW

The serial boundary scan test access port (TAP) on this RAM is designed to operate in a manner consistent with IEEE Standard 1149.1–1990 (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the RAMs critical speed path. Nevertheless, the RAM supports the standard TAP controller architecture. (The TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with Standard 1149.1 compliant TAPs. The TAP operates using conventional JEDEC Standard 8–1B Low Voltage (3.3 V) TTL / CMOS logic level signaling.

### **DISABLING THE TEST ACCESS PORT**

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to V<sub>SS</sub> to preclude mid level inputs. TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to V<sub>DD</sub> through a 1 k resistor. TDO should be left unconnected.

Parameter	Symbol	Min	Max	Unit	Note
Logic Input Logic High	VIH1	2.0	V <sub>DD</sub> + 0.3	V	
Logic Input Logic Low	V <sub>IL</sub> 1	- 0.3	0.8	V	
Logic Input Leakage Current	l <sub>lkg</sub>	—	±5	μA	1
CMOS Output Logic Low	V <sub>OL</sub> 1	-	0.2	V	2
CMOS Output Logic High	V <sub>OH</sub> 1	V <sub>DD</sub> - 0.2	—	V	3
TTL Output Logic Low	V <sub>OL</sub> 2	-	0.4	V	4
TTL Output Logic High	V <sub>OH</sub> 2	2.4	_	V	5

# TAP DC OPERATING CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C, \text{ Unless Otherwise Noted})$ 

NOTES:

1. 0 V  $\pm$  V<sub>in</sub>  $\pm$  V<sub>DDQ</sub> for all logic input pins.

2. I\_OL1  $\leq$  100  $\mu A @$  V\_OL = 0.2 V. Sampled, not 100% tested.

3.  $|I_{OH}1| \le 100 \ \mu A @ V_{DDQ} - 0.2 \ V$ . Sampled, not 100% tested.

4.  $I_{OL2} \le 8 \text{ mA} @ V_{OL} = 0.4 \text{ V}.$ 

5.  $|I_{OH}2| \le 8 \text{ mA } @ V_{OH} = 2.4 \text{ V.}$ 

# TAP AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C, \text{ Unless Otherwise Noted})$ 

Input Pulse Levels 0 to 3.0	V
Input Rise/Fall Time 1 V/ns (20% to 80%	%)
Input Timing Measurement Reference Level 1.5	V
Output Timing Reference Level 1.5	V

Output Test Load ...... 50 Ω Parallel Terminated T–line with 20 pF Receiver Input Capacitance Test Load Termination Supply Voltage (VT) ...... 1.5 V


#### TAP CONTROLLER TIMING

Parameter	Symbol	Min	Max	Unit	Notes
Cycle Time	tтнтн	100	_	ns	
Clock High Time	<sup>t</sup> THTL	40	_	ns	
Clock Low Time	<sup>t</sup> TLTH	40	_	ns	
TMS Setup	<sup>t</sup> MVTH	10	_	ns	
TMS Hold	<sup>t</sup> THMX	10	—	ns	
TDI Valid to TCK High	<sup>t</sup> DVTH	10	_	ns	
TCK High to TDI Don't Care	<sup>t</sup> THDX	10	_	ns	
Capture Setup	tCS	10	—	ns	1
Capture Hold	<sup>t</sup> CH	10	_	ns	1
TCK Low to TDO Unknown	<sup>t</sup> TLQX	0	—	ns	
TCK Low to TDO Valid	<sup>t</sup> TLOV	_	20	ns	


NOTES:

1. t<sub>CS</sub> + t<sub>CH</sub> defines the minimum pause in RAM I/O pad transitions to assure accurate pad data capture.

# AC TEST LOAD



# TAP CONTROLLER TIMING DIAGRAM



# TCK - TEST CLOCK (INPUT)

Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.

# TMS – TEST MODE SELECT (INPUT)

The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.

# TDI – TEST DATA IN (INPUT)

The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (refer to Figure 5 TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.

# TDO – TEST DATA OUT (OUTPUT)

Output that is active depending on the state of the TAP state machine (refer to Figure 5 TAP Controller State Diagram). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

# TRST – TAP RESET

This device does not have a TRST pin. TRST is optional in **IEEE 1149.1.** The test–logic reset state is entered while TMS is held high for five rising edges of TCK. Power on reset circuitry is included internally. This type of reset does not affect the operation of the system logic. The reset affects test logic only.

# **TEST ACCESS PORT REGISTERS**

### OVERVIEW

The various TAP registers are selected (one at a time) via the sequences of ones and zeros input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected it is "placed" between the TDI and TDO pins.

### **INSTRUCTION REGISTER**

The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are three bits long. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power–up or whenever the controller is placed in test–logic– reset state.

### **BYPASS REGISTER**

The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.

#### **BOUNDARY SCAN REGISTER**

The boundary scan register is identical in length to the number of active input and I/O connections on the RAM (not counting the TAP pins). This also includes a number of place holder locations (always set to a logic 1) reserved for density upgrade address pins. There are a total of 70 bits in the case of the x36 device and 51 bits in the case of the x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture–DR state and then is placed between the TDI and TDO pins when the controller is moved to shift–DR state. Several TAP instructions can be used to activate the boundary scan register.

The Bump/Bit Scan Order tables describe which device bump connects to each boundary scan register location. The first column defines the bit's position in the boundary scan register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

# **IDENTIFICATION (ID) REGISTER**

The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture–DR state with the IDCODE command loaded in the instruction register. The code is loaded from a 32 bit on–chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into shift–DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

#### ID Register Presence Indicator

Bit #	0
Value	1

# Motorola JEDEC ID Code (Compressed Format, per IEEE Standard 1149.1 – 1990

Bit #	11	10	9	8	7	6	5	4	3	2	1
Value	0	0	0	0	0	0	0	1	1	1	0

Reserved For Future Use

Bit #	17	16	15	14	13	12
Value	х	х	х	х	х	х

**Device Width** 

Configuration	Bit #	22	21	20	19	18
128Kx36	Value	0	0	1	0	0
256Kx18	Value	0	0	0	1	1

Device Depth

Configuration	Bit #	27	26	25	24	23
128Kx36	Value	0	0	1	0	1
256Kx18	Value	0	0	1	1	0

**Revision Number** 

Bit #	31	30	29	28
Value	х	х	х	х

Figure 4. ID Register Bit Meanings

#### MCM69R738A Bump/Bit Scan Order

BIT #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	M2	5R	36	SA	3B
2	SA	4P	37	NC	2B
3	SA	4T	38	SA	3A
4	SA	6R	39	SA	3C
5	SA	5T	40	SA	2C
6	ZZ	7T	41	SA	2A
7	DQa	6P	42	DQc	2D
8	DQa	7P	43	DQc	1D
9	DQa	6N	44	DQc	2E
10	DQa	7N	45	DQc	1E
11	DQa	6M	46	DQc	2F
12	DQa	6L	47	DQc	2G
13	DQa	7L	48	DQc	1G
14	DQa	6K	49	DQc	2H
15	DQa	7K	50	DQc	1H
16	SBa	5L	51	SBc	3G
17	СК	4L	52	NC	4D
18	СК	4K	53	SS	4E
19	G	4F	54	NC	4G
20	SBb	5G	55	NC	4H
21	DQb	7H	56	SW	4M
22	DQb	6H	57	SBd	3L
23	DQb	7G	58	DQd	1K
24	DQb	6G	59	DQd	2K
25	DQb	6F	60	DQd	1L
26	DQb	7E	61	DQd	2L
27	DQb	6E	62	DQd	2M
28	DQb	7D	63	DQd	1N
29	DQb	6D	64	DQd	2N
30	SA	6A	65	DQd	1P
31	SA	6C	66	DQd	2P
32	SA	5C	67	SA	3T
33	SA	5A	68	SA	2R
34	NC	6B	69	SA	4N
35	SA	5B	70	M1	3R

#### MCM69R820A Bump/Bit Scan Order

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	M2	5R	36	SBb	3G
2	SA	6T	37	NC	4D
3	SA	4P	38	SS	4E
4	SA	6R	39	NC	4G
5	SA	5T	40	NC	4H
6	ZZ	7T	41	SW	4M
7	DQa	7P	42	DQb	2K
8	DQa	6N	43	DQb	1L
9	DQa	6L	44	DQb	2M
10	DQa	7K	45	DQb	1N
11	SBa	5L	46	DQb	2P
12	СК	4L	47	SA	3T
13	СК	4K	48	SA	2R
14	G	4F	49	SA	4N
15	DQa	6H	50	SA	2T
16	DQa	7G	51	M1	3R
17	DQa	6F			
18	DQa	7E			
19	DQa	6D			
20	SA	6A			
21	SA	6C			
22	SA	5C			
23	SA	5A			
24	NC	6B			
25	SA	5B			
26	SA	3B			
27	NC	2B			
28	SA	ЗA			
29	SA	3C			
30	SA	2C			
31	SA	2A			
32	DQb	1D			
33	DQb	2E			
34	DQb	2G			
35	DQb	1H			

NOTES:

1. The NC pads listed in this table are indeed no connects, but are represented in the boundary scan register by a "place holder" bit that is forced to logic 1. These pads are reserved for use as address inputs on higher density RAMs that follow this pad out and scan order standard.

2. In scan mode, differential inputs CK and CK are referenced to each other and must be at opposite logic levels for reliable operation.

3. M1 and M2 are not ordinary inputs and may not respond to standard I/O logic levels. M1 and M2 must be driven to within 100 mV of a V<sub>DD</sub> or V<sub>SS</sub> supply rail to ensure consistent results.

4. ZZ must remain at VIL during boundary scan to ensure consistent results.

### TAP CONTROLLER INSTRUCTION SET

#### OVERVIEW

There are two classes of instructions defined in the Standard 1149.1–1990; the standard (public) instructions, and device specific (private) instructions. Some public instructions, are mandatory for 1149.1 compliance. Optional public instructions must be implemented in prescribed ways.

Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers. In other words, the device will not perform Standard 1149.1 EXTEST, INTEST or the preload portion of the SAMPLE / PRELOAD command.

When the TAP controller is placed in capture–IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the shift–IR state the instruction register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to update–IR state. The TAP instruction sets for this device are listed in the following tables.

# STANDARD (PUBLIC) INSTRUCTIONS

#### BYPASS

The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift–DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

Sample/preload is a Standard 1149.1 mandatory public instruction. When the sample / preload instruction is loaded in the Instruction register, moving the TAP controller into the capture–DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set–up plus hold time ( $t_{CS}$  plus  $t_{CH}$ ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.

Moving the controller to shift–DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the update–DR state with the SAMPLE / PRELOAD instruction loaded in the instruction register has the same effect as the pause–DR command. This functionality is not Standard 1149.1 compliant.

# EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore this device is not 1149.1 compliant. Nevertheless, this RAMs TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the SAMPLE / PRELOAD instruction described above, except the RAM outputs are forced to high–Z any time the instruction is loaded.

#### IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture–DR mode and places the ID register between the TDI and TDO pins in shift–DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test–logic–reset state.

### THE DEVICE SPECIFIC (PUBLIC) INSTRUCTION

### SAMPLE-Z

If the SAMPLE–Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high–Z) and the boundary scan register is connected between TDI and TDO when the TAP controller. is moved to the shift–DR state.

### THE DEVICE SPECIFIC (PRIVATE) INSTRUCTION

### NOOP

Do not use these instructions; they are reserved for future use.

#### STANDARD (PUBLIC) INSTRUCTION CODES

Instruction	Code*	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all RAM outputs to High–Z state. *NOT 1149.1 COMPLIANT*
IDCODE	001**	Preloads ID register and places it between TDI and TDO. Does not affect RAM operation.
SAMPLE / PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect RAM operation. Does not implement 1149.1 Preload function. * NOT 1149.1 COMPLIANT *
BYPASS	111	Places bypass register between TDI and TDO. Does not affect RAM operation.
SAMPLE-Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all RAM output drivers to High–Z.


\* Instruction codes expressed in binary, MSB on left, LSB on right.

\*\* Default instruction automatically loaded at power-up and in test-logic-reset state.

#### STANDARD (PRIVATE) INSTRUCTION CODES

Instruction	Code*	Description
NO OP	011	Do not use these instructions; they are reserved for future use.
NO OP	101	Do not use these instructions; they are reserved for future use.
NO OP	110	Do not use these instructions; they are reserved for future use.

\* Instruction codes expressed in binary, MSB on left, LSB on right.




NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK.

#### Figure 5. TAP Controller State Diagram


# **ORDERING INFORMATION**


(Order by Full Part Number)



### PACKAGE DIMENSIONS

ZP PACKAGE 7 X 17 BUMP PBGA CASE 999–01





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(A)** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employeer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Customer Focus Center: 1-800-521-6274

 Mfax™: RMFAX0@email.sps.mot.com
 - TOUCHTONE 1–602–244–6609

 Motorola Fax Back System
 - US & Canada ONLY 1–800–774–1848

 - http://sps.motorola.com/mfax/

 $\Diamond$ 

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298