Advance Information

256K x 72 Bit BurstRAM Multichip Module

The 256K x 72 multichip module uses four 4M bit synchronous fast static RAMs designed to provide a burstable, high performance, secondary cache for the PowerPCTM and other high performance microprocessors. It is organized as 256K words of 72 bits each. This device integrates input registers, an output register (MCM72PB8ML only), a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (<u>DQx</u>), and all control signals except output enable (G) and linear burst order (LBO) are clock (K) controlled through positive—edge—triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally (burst_sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals.


Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable (SW) are provided to allow writes to either <u>indi</u>vidual bytes or <u>to all</u> bytes. The eight bytes are designated as "a" through "h". SBa controls <u>DQa</u>. SBb controls <u>DQb</u>, etc. Individual bytes are written if <u>the selected</u> byte writes <u>SBx</u> are <u>asserted</u> with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted.


The module can be configured as either a pipelined or flow–through SRAM. For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K). Flow–through SRAMs allow output to simply flow freely from the memory array.

The multichip module operates from a $3.3\,\mathrm{V}$ core power supply and all outputs operate on a separate 2.5 V or $3.3\,\mathrm{V}$ power supply. All inputs and outputs are JEDEC standard JESD8–5 compatible.

- 3.3 V + 10%, -5% Core Power Supply, 2.5 V or 3.3 V I/O Supply
- · ADSP, ADSC, and ADV Burst Control Pins
- Option for Pipeline or Flow–Through (Speeds Guaranteed When Module is Purchased by Appropriate Part Number)
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Single–Cycle Deselect Timing
- Internally Self-Timed Write Cycle
- · Byte Write and Global Write Control
- JEDEC BGA Pin Assignment

MCM72FB8ML MCM72PB8ML






The PowerPC name is a trademark of IBM Corp., used under license therefrom.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1 7/30/97



256K X 72 FOUR-CHIP MODULE BLOCK DIAGRAM



PIN ASSIGNMENT

10 5 6 7 11 12 13 14 15 0 0 DQe DQe SA SA SA SE1 SA SA SA DQd DQd 0 0 0 0 0 В 0 0 0 0 DQe DQe SA SA SA G SA SA SA DQd DQd O DQe 0 0 0 С 0 0 0 Δ $V_{\begin{subarray}{c}\mathsf{DDQ}\\ \bigcirc\end{subarray}}$ $V_{\begin{subarray}{c} \mathsf{DDQ} \\ \circlearrowleft \end{subarray}}$ $V_{\begin{subarray}{c} \begin{subarray}{c} \$ VDDQ DQe SE2 SE3 DQd DQd SGW 0 0 0 0 0 D DQe DQd DQe ADV DQd V_{DD} V_{DDQ} VDDQ V_{DD} VSS Vss Е 0 0 0 0 0 0 DQf V_{DDQ} DQe ADSC V_{DD} V_{DDQ} DQc DQd V_{DD} VSS F 0 V_{DDQ} $^{\mathrm{V}_{\mathrm{SS}}}_{\odot}$ DQf DQf V_{DDQ} V_{DD} ADSP V_{SS} V_{DD} DQc DQc G 0 0 $^{\mathsf{V}_{\mathsf{DD}}}_{\circ}$ V_{DDQ} V_{SS} VDD DQf DQf VDDQ Vss O V_{SS} DQc DQc 0 0 0 Н DQf DQf DQc DQc V_{DDQ} Vss VSS Vss Vss V_{DDQ} Vss \bigcirc 0 0 0 \circ \circ 0 \circ \circ \circ DQf DQf SBe $^{\mathrm{V}_{\mathrm{SS}}}_{\odot}$ V_{SS} $_{\circ}^{\text{VSS}}$ V_{SS} DQc Vss O SBd DQc 0 Κ SBf SBg NC NC SBb SBc Vss Vss V_{SS} V_{SS} V_{SS} L 0 0 V_{SS} V_{SS} DQg DQg SBh Vss V_{SS} V_{SS} SBa DQb DQb 0 Õ Μ 0 0 VDDQ Vss V_{SS} DQg V_{SS} $^{\text{V}_{\text{SS}}}_{\circ}$ $^{\text{V}_{\text{SS}}}_{\circ}$ DQg $V_{\mbox{\scriptsize DDQ}}$ DQb DQb Ν DQg DQg $\mathop{\mathsf{VDDQ}}_{\bigcirc}$ DQb $^{\text{V}_{\text{SS}}}_{\circ}$ $^{\text{V}_{\text{SS}}}_{\circ}$ $^{\mathsf{V}_{\mathsf{SS}}}_{\circ}$ DQb $^{\circ}$ $^{\circ}$ VDDQ Ρ 0 0 0 DQg DQg NC V_{DDQ} DQb DQb $V_{DDQ} V_{DD}$ Vss VSS V_{DD} 0 0 0 0 0 0 R DQg DQh VDDQ VDD K $_{\circ}^{\text{VSS}}$ $\overset{V_{DD}}{\circ}$ V_{DDQ} DQa DQb VSS Т 0 0 $V_{\mbox{\scriptsize DDQ}}$ DQa DQh DQh $V_{DDQ} V_{DD}$ SW V_{SS} V_{DD} DQa VSS U \circ $\mathop{}^{V_{\hbox{\scriptsize DDQ}}}_{\bigcirc}$ $\mathop{\mathsf{VDDQ}}_{\bigcirc}$ $V_{ \begin{picture}(2000){0.05\textwidth} \begin{picture}(2000){0.05\textwidth}$ V_{DDQ} FT DQh DQh LBO DQa SA1 DQa 0 0 0 0 0 0 ٧ DQh DQh NC NC DQa DQa SA SA SA0 SA SA 0 0 0 0 0 0 0 0 W DQh DQh NC NC NC NC NC NC NC DQa DQa

> TOP VIEW 256K X 72 JEDEC FOUR-CHIP MODULE 209 BUMP PBGA

Not to Scale

PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
E10	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate READ, WRITE, or chip deselect cycle.
F10	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate READ, WRITE, or chip deselect cycle (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
D10	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
 (a) R14, T14, T15, U14, U15, V14, V15, W14, W15 (b) L14, L15, M14, M15, N14, N15, P14, P15, R15 (c) E14, F14, F15, G14, G15, H14, H15, J14, J15 (d) A14, A15, B14, B15, C14, C15, D14, D15, E15 (e) A5, A6, B5, B6, C5, C6, D5, D6, E5 (f) E6, F5, F6, G5, G6, H5, H6, J5, J6 (g) L5, L6, M5, M6, N5, N6, P5, P6, R5 (h) R6, T5, T6, U5, U6, V5, V6, W5, W6 	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d, e, f, g, h).
U13	FT	Input	Flow-Through Input: This pin must remain in steady state (this signal is not registered or latched). It must be tied high or low. Low — flow-through mode. High — pipeline mode.
B10	G	Input	Asynchronous Output Enable.
R10	К	Input	Clock: This signal registers the address, data in, and all control signals except G, LBO, and FT.
U7	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
U10, V10	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
A7, A8, A9, A11, A12, A13, B7, B8, B9, B11, B12, B13, V8, V9, V11, V12	SA2 – SA17	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
L13, K14, K15, J13, J7, K5, K6, L7 (a) (b) (c) (d) (e) (f) (g) (h)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d, e, f, g, h). SGW overrides SBx.
A10	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high-blocks ADSP or deselects chip when ADSC is asserted.
C7	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
C13	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
C10	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high.
T10	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low.
D8, D12, E8, E12, F8, F12, G8, G12, N8, N12, P8, P12, R8, R12, T8, T12	V _{DD}	Supply	Core Power Supply.
C8, C9, C11, C12, D7, D13, E7, E13, F7, F13, G7, G13, H7, H13, M7, M13, N7, N13, P7, P13, R7, R13, T7, T13, U8, U9, U11, U12	V _{DDQ}	Supply	I/O Power Supply.

PIN DESCRIPTIONS (continued)

Pin Locations	Symbol	Туре	Description
D9, D11, E9, E11, F9, F11, G9 – G11, H8 – H12, J8 – J12, K8 – K12, L8 – L12, M8 – M12, N9 – N11, P9, P11, R9, R11, T9, T11	V _{SS}	Supply	Ground.
K7, K13, P10, V7, V13, W7 – W13	NC	_	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 5)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	G 3	DQx	Write 2, 4
Deselect	None	1	Х	Х	Х	0	Х	Х	High-Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High-Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High-Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High-Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High-Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High-Z	χ5
Begin Read	External	0	1	0	1	0	Х	Х	High-Z	READ ⁵
Continue Read	Next	Х	Х	Х	1	1	0	1	High-Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High-Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High-Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	Х	Х	1	1	1	High-Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	External	0	1	0	1	0	Х	Х	High-Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	Х	High-Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High-Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High-Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	High-Z	WRITE

NOTES

- 1. X = Don't Care. 1 = logic high. 0 = logic low.
- 2. Write is defined as either 1) any SBx and SW low or 2) SGW is low.
- 3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (t_{GLQX}) following G going low.
- 4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times.
- 5. This read assumes the RAM was previously deselected.

LINEAR BURST ADDRESS TABLE (LBO = VSS)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

INTERLEAVED BURST ADDRESS TABLE (LBO = VDD)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

WRITE TRUTH TABLE

Cycle Type	SGW	sw	SBa	SBb	SBc	SBd	SBe	SBf	SBg	SBh
Read	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х
Read	Н	L	L	Н	Н	Н	Н	Н	Н	Н
Write Byte a	Н	L	L	Н	Н	Н	Н	Н	Н	Н
Write Byte b	Н	L	Н	L	Н	Н	Н	Н	Н	Н
Write Byte c	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Write Byte d	Н	L	Н	Н	Н	L	Н	Н	Н	Н
Write Byte e	Н	L	Н	Н	Н	Н	L	Н	Н	Н
Write Byte f	Н	L	Н	Н	Н	Н	Н	L	Н	Н
Write Byte g	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Write Byte h	Н	L	Н	Н	Н	Н	Н	Н	Н	L
Write All Bytes	Н	L	L	L	L	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х	Х	Х	Х	Х

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	Notes
Power Supply Voltage	V_{DD}	V _{SS} – 0.5 to + 4.6	V	
I/O Supply Voltage	V _{DDQ}	V _{SS} – 0.5 to V _{DD}	V	2
Input Voltage Relative to VSS for Any Pin Except VDD	V _{in} , V _{out}			2
Input Voltage (Three–State I/O)	VIT	V _{SS} – 0.5 to V _{DDQ} + 0.5	V	2
Output Current (per I/O)	l _{out}	± 20	mA	
Package Power Dissipation	PD	6.4	W	3
Ambient Temperature	TA	0 to 70	°C	
Die Temperature	TJ	110	°C	3
Temperature Under Bias	T _{bias}	- 10 to 85	°C	
Storage Temperature	T _{stg}	- 55 to 125	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 2. This is a steady–state DC parameter that is in effect after the power supply has achieved its nominal operating level. Power sequencing is not necessary.
- 3. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

PACKAGE THERMAL CHARACTERISTICS

Thermal Resista	ince	Symbol	Max	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	$R_{ heta JA}$	19 13	°C/W	1, 2
Junction to Board (Bottom)		$R_{\theta JB}$	10	°C/W	3
Junction to Case (Top)		$R_{\theta JC}$	0.3	°C/W	4

- 1. Junction temperature is a function of on—chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
- 2. Per SEMI G38-87.
- 3. Indicates the average thermal resistance between the die and the printed circuit board.
- 4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS: 2.5 V I/O SUPPLY (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V_{DD}	3.135	3.3	3.465	V
I/O Supply Voltage	V _{DDQ}	2.375	2.5	2.9	V
Input Low Voltage	V _{IL}	- 0.3	_	0.7	V
Input High Voltage	V _{IH}	1.7	_	V _{DD} + 0.3	V
Input High Voltage I/O Pins	V _{IH2}	1.7	_	V _{DDQ} + 0.3	V

RECOMMENDED OPERATING CONDITIONS: 3.3 V I/O SUPPLY (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	3.135	3.3	3.465	V
I/O Supply Voltage	V _{DDQ}	3.135	3.3	V _{DD}	V
Input Low Voltage	V _{IL}	- 0.5	_	0.8	V
Input High Voltage	VIH	2	_	V _{DD} + 0.5	V
Input High Voltage I/O Pins	V _{IH2}	2	_	V _{DDQ} + 0.5	V




Figure 1. Undershoot Voltage

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input Leakage Current (0 $V \le V_{in} \le V_{DD}$)	l _{lkg(l)}	_	_	± 1	μΑ	
Output Leakage Current (0 $V \le V_{in} \le V_{DDQ}$)	I _{lkg(O)}	_	_	± 1	μΑ	
AC Supply Current (Device Selected, All Outputs Open, Freq = Max, V _{DD} = Max, V _{DDQ} = Max) Includes Supply Current from Both V _{DD} and V _{DDQ}	IDDA	_	_	1700	mA	1, 2, 3
CMOS Standby Supply Current (Device Deselected, Freq = 0, V _{DD} = Max, V _{DDQ} = Max, All Inputs Static at CMOS Levels)	I _{SB2}	_	_	TBD	mA	4. 5
TTL Standby Supply Current (Device Deselected, Freq = 0, V _{DD} = Max, V _{DDQ} = Max, All Inputs Static at TTL Levels)	I _{SB3}	_	_	TBD	mA	4, 6
Clock Running (Device Deselected, Freq = Max, V _{DD} = Max, V _{DDQ} = Max, All Inputs Toggling at CMOS Levels)	I _{SB4}	_	_	TBD	mA	4. 5
Static Clock Running (Device Deselected, Freq = Max, V _{DD} = Max, V _{DDQ} = Max, All Inputs Static at TTL Levels)	I _{SB5}	_	_	TBD	mA	4, 6
Output Low Voltage (I _{OL} = 2 mA) V _{DDQ} = 2.5 V	V _{OL1}	_	_	0.7	٧	
Output High Voltage ($I_{OH} = -2 \text{ mA}$) $V_{DDQ} = 2.5 \text{ V}$	V _{OH1}	1.7			V	
Output Low Voltage (I _{OL} = 8 mA) V _{DDQ} = 3.3 V	V _{OL2}			0.4	V	
Output High Voltage (I _{OH} = -4 mA) V _{DDQ} = 3.3 V	V _{OH2}	2.4	_	_	٧	

NOTES:

- 1. Reference AC Operating Conditions and Characteristics for input and timing.
- 2. All addresses transition simultaneously low (LSB) then high (MSB).
- 3. Data states are all zero.
- 4. Device is deselected as defined by the Truth Table.
- 5. CMOS levels for I/O's are $V_{IT} \le V_{SS}^2 + 0.2 \text{ V}$ or $\ge V_{DDQ} 0.2 \text{ V}$. CMOS levels for other inputs are $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{DD} 0.2 \text{ V}$. 6. TTL levels for I/O's are $V_{IT} \le V_{IL}$ or $\ge V_{IH2}$. TTL levels for other inputs are $V_{in} \le V_{IL}$ or $\ge V_{IH}$.

$\textbf{CAPACITANCE} \ \, (\text{f} = 1.0 \ \text{MHz}, \ \text{dV} = 3.0 \ \text{V}, \ \text{T}_{\mbox{\scriptsize A}} = 0 \ \text{to} \ 70^{\circ}\mbox{\scriptsize C}, \ \text{Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}	-	_	16	pF
Input/Output Capacitance	C _{I/O}	1		5	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.25 V	Output Timing Reference Level 1.25 V
Input Pulse Levels 0 to 2.5 V	Output Load See Figure 2 Unless Otherwise Noted
Input Rise/Fall Time (See Figure 3) 1.0 V/ns (20 to 80%)	

READ/WRITE CYCLE TIMING (See Notes 1 and 2)

		Pipeline MCM72PB8ML3.5 166 MHz		Pipeline MCM72PB8ML4 133 MHz		Flow-Through MCM72FB8ML7.5 117 MHz		Flow-Through MCM72FB8ML8 100 MHz			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	tKHKH	6	_	7.5	_	8.5	_	10	_	ns	
Clock High Pulse Width	tKHKL	2.4	_	3	_	3.4	_	4	_	ns	3
Clock Low Pulse Width	tKLKH	2.4	_	3	_	3.4	_	4	_	ns	3
Clock Access Time	^t KHQV	_	3.5	_	4	_	7.5	_	8	ns	
Output Enable to Output Valid	^t GLQV	_	3.5	_	3.8	_	3.5	_	3.5	ns	
Clock High to Output Active	tKHQX1	0	_	0	_	0	_	0	_	ns	4, 5
Clock High to Output Change	^t KHQX2	1.5	_	1.5	_	2	_	2	_	ns	4
Output Enable to Output Active	[†] GLQX	0	_	0	_	0	_	0	_	ns	4, 5
Output Disable to Q High–Z	^t GHQZ	_	3.5	_	3.8	_	3.5	_	3.5	ns	4, 5
Clock High to Q High–Z	^t KHQZ	1.5	6	1.5	7.5	2	3.5	2	3.5	ns	4, 5
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tADKH tADSKH tDVKH tWVKH tEVKH	1.5	_	1.5	_	2	_	2	_	ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tKHAX tKHADSX tKHDX tKHWX tKHEX	0.5	_	0.5	_	0.5	_	0.5	_	ns	

- 1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted.
- 2. All read and write cycle timings are referenced from K or G.
- 3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at V_{DDQ}/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
- 4. This parameter is sampled and not 100% tested.
- 5. Measured at $\pm\,200~\text{mV}$ from steady state.






Figure 2. AC Test Load




UNLOADED RISE AND FALL TIME MEASUREMENT



- 1. Input waveform has a slew rate of 1 V/ns.
- 2. Rise time $t_{\rm r}$ is measured from 0.5 to 2.0 V unloaded.
- 3. Fall time t_f is measured from 2.0 to 0.5 V unloaded.


Figure 3. Unloaded Rise and Fall Time Characterization

PULL-UP						
VOLTAGE (V)	I (mA) MIN	I (mA) MAX				
- 0.5	- 38	- 105				
0	- 38	- 105				
0.8	- 38	- 105				
1.25	- 26	- 83				
1.5	-20	-70				
2.3	0	- 30				
2.7	0	- 10				
2.9	0	0				




(a) Pull-Up for 2.5 V I/O Supply

PULL-UP						
VOLTAGE (V)	I (mA) MIN	I (mA) MAX				
- 0.5	- 50	- 150				
0	- 50	- 150				
1.4	- 50	- 150				
1.65	- 46	- 130				
2.0	- 35	- 101				
3.135	0	- 25				
3.6	0	0				




(b) Pull-Up for 3.3 V I/O Supply

PULL-DOWN						
VOLTAGE (V)	I (mA) MIN	I (mA) MAX				
- 0.5	0	0				
0	0	0				
0.4	10	20				
0.8	20	40				
1.25	31	63				
1.6	40	80				
2.8	40	80				
3.2	40	80				
3.4	40	80				




(c) Pull-Down

Figure 4. Typical Output Buffer Characteristics



MCM72FB8ML • MCM72PB8ML



NOTE: \overline{E} low = SE2 high and $\overline{SE3}$ low. $\overline{\overline{W}}$ low = \overline{SGW} low and/or \overline{SW} and \overline{SBx} low.

APPLICATION INFORMATION

STOP CLOCK OPERATION

In the stop clock mode of operation, the SRAM will hold all state and data values even though the clock is not running (full static <u>operation</u>). The SRAM design allows the clock to start with ADSP and ADSC, and stops the clock after the last write data is latched, or the last read data is driven out.


When starting and stopping the clock, the AC clock timing and parametrics must be strictly maintained. For example,

clock pulse width and edge rates must be guaranteed when starting and stopping the clocks.

To achieve the lowest power operation for all three stop clock modes, stop read, stop write, and stop deselect:


- 1. Force the clock to a low state.
- 2. Force the control signals to an inactive state (this guarantees any potential source of noise on the clock input will not start an unplanned on activity).
- 3. Force the address inputs to a low state.

MCM72PB8ML PIPELINE STOP CLOCK WITH READ TIMING




NOTE: For lowest possible power consumption during stop clock, the addresses should be driven to a low state (V_{IL}). Best results are obtained if $V_{II} < 0.2 \text{ V}$.

MCM72FB8ML FLOW-THROUGH STOP CLOCK WITH READ TIMING




NOTE: For lowest possible power consumption during stop clock, the addresses should be driven to a low state (V_{IL}). Best results are obtained if $V_{IL} < 0.2 \text{ V}$.

STOP CLOCK WITH WRITE TIMING



NOTE: While the clock is stopped, DATA IN must be fixed in a high (V_{IH}) or low (V_{IL}) state to reduce the DC current of the input buffers. For lowest power operation, all data and address lines should be held in a low (V_{IL}) state and control lines held in an inactive state.

STOP CLOCK WITH DESELECT OPERATION TIMING



- 1. While the clock is stopped, DATA IN must be fixed in a high (V_{IH}) or low (V_{IL}) state to reduce the DC current of the input buffers. For lowest power operation, all data and address lines should be held in a low (V_{IL}) state and control lines held in an inactive state.
- 2. For best possible power savings, the data-in should be driven low.

NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for PowerPC-based and other high end MPU-based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM72FB8ML or MCM72PB8ML. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figures 5 and 6.

CONTROL PIN TIE VALUES $(H \ge V_{IH}, L \le V_{IL})$

Non-Burst	ADSP	ADSC	ADV	SE1	LBO
ync Non–Burst, ipelined SRAM	Н	L	Н	L	Х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.




Figure 5. Configured as Non-Burst Synchronous Flow-Through SRAM





Figure 6. Configured as Non-Burst Synchronous Pipelined SRAM

ORDERING INFORMATION (Order by Full Part Number)




Full Part Numbers — MCM72FB8ML7.5

MCM72FB8ML8 MCM72FB8ML7.5R MCM72FB8ML8R

MCM72PB8ML3.5 MCM72PB8ML4 MCM72PB8ML3.5R MCM72PB8ML4R

PACKAGE DIMENSIONS

MULTICHIP MODULE PBGA



BOTTOM VIEW

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ware registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 – US & Canada ONLY 1–800–774–1848

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

Mfax is a trademark of Motorola. Inc.

TOUCHTONE 602–244–6609
 US & Canada ONLY 1–800–774–1848
 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

INTERNET: http://motorola.com/sps



MCM72FB8ML/D