
# **Quad 2-Input Multiplexer/** Latch


The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

$$\begin{split} P_D &= 275 \text{ mW typ/pkg (No Load)} \\ t_{pd} &= 2.5 \text{ ns typ} \\ t_r, \text{ tf} &= 2.0 \text{ ns typ } (20\%\text{--}80\%) \end{split}$$




### **TRUTH TABLE**

SELECT	CLOCK	Q0 <sub>n+1</sub>
Н	L	D00
L	L	D01
Х	Н	Q0 <sub>n</sub>



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).



3/93

## ELECTRICAL CHARACTERISTICS

				Test Limits							
			Pin Under Test	−30°C		+25°C			+85°C		1
Characteristic	Symbol	Min		Max	Min	Тур	Max	Min	Max	Unit	
Power Supply Drain Cu	rrent	١ <sub>E</sub>	8		73			66		73	mAdc
Input Current		linH	5 6 7 9		470 470 400 400			295 295 250 250		295 295 250 250	μAdc
		l <sub>inL</sub>	All	0.5		0.5			0.3		μAdc
Output Voltage	_ogic 1	V <sub>OH</sub>	1 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	_ogic 0	VOL	1 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage	_ogic 1	VOHA	1 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage	_ogic 0	VOLA	1 2		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50Ω	2 Load)										ns
Propagation Data Delay	a Input	<sup>t</sup> 6+1+ <sup>t</sup> 6–1– <sup>t</sup> 5+1+ <sup>t</sup> 5–1–	1 1 1	0.8 0.8 0.8 0.8	3.7 3.7 3.7 3.7	1.0 1.0 1.0 1.0	2.5 2.5 2.5 2.5	3.5 3.5 3.5 3.5	1.1 1.1 1.1 1.1	5.3 5.3 5.3 5.3	
Cloc	k Input	t <sub>7–1+</sub> t <sub>7–1–</sub>	1 1	1.6 1.6	7.2 7.2	1.6 1.6	4.5 4.5	6.8 6.8	1.4 1.4	6.8 6.8	
Selec	ct Input	t9+1+ t9+1– t9–1+ t9–1–	1 1 1 1	1.1 1.1 1.1 1.1	6.2 6.2 6.2 6.2	1.3 1.3 1.3 1.3	3.5 3.5 3.5 3.5	5.7 5.7 5.7 5.7	1.2 1.2 1.2 1.2	6.7 6.7 6.7 6.7	
•	a Input ct Input	<sup>t</sup> setup <sup>t</sup> setup	1 1	2.0 3.0		2.0 3.0	1.5 2.5		2.0 3.0		
	a Input ct Input	<sup>t</sup> hold <sup>t</sup> hold	1 1	2.5 1.5		2.5 1.5	0.0 0.5		2.5 1.5		
Rise Time (20 to	o 80%)	t+	1	1.2	4.0	1.5	2.0	3.5	1.4	4.0	
Fall Time (20 to	o 80%)	t–	1	1.2	4.0	1.5	2.0	3.5	1.4	4.0	

L

\* VILmin applied to each input pin, one at a time.


### ELECTRICAL CHARACTERISTICS (continued)

				TEST VOLTAGE VALUES (Volts)						
		@ Test Te	mperature	V <sub>IHmax</sub>	VILmin	VIHAmin	VILAmax	VEE		
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2		
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2		
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2		
	Pin				TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Characteristic		Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	(V <sub>CC</sub> ) Gnd	
Power Supply Drain Co	urrent	ΙE	8					8	16	
Input Current			5 6 7 9	5 6 7 9				8 8 8 8	16 16 16 16	
		l <sub>inL</sub>	All		*			8	16	
Output Voltage	Logic 1	Vон	1 2	6, 9 5	7 7			8 8	16 16	
Output Voltage	Logic 0	VOL	1 2	9	7 7			8 8	16 16	
Threshold Voltage	Logic 1	VOHA	1 2	9	7 7	6 5		8 8	16 16	
Threshold Voltage	Logic 0	VOLA	1 2	9	7 7		6 5	8 8	16 16	
Switching Times	(50 $\Omega$ Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0 V	
Propagation Delay	Data Input	<sup>t</sup> 6+1+ <sup>t</sup> 6–1– <sup>t</sup> 5+1+ <sup>t</sup> 5–1–	1 1 1 1	9 9	7 7 7 7 7	6 6 5 5	1 1 1 1	8 8 8 8	16 16 16 16	
	Clock Input	<sup>t</sup> 7–1+ <sup>t</sup> 7–1–	1 1			5, 7 5, 7	1 1	8 8	16 16	
	Select Input	<sup>t</sup> 9+1+ <sup>t</sup> 9+1– t9–1+ t9–1–	1 1 1 1	6 5 5 6	7 7 7 7	9 9 9 9	1 1 1 1	8 8 8 8	16 16 16 16	
Setup TIme	Data Input Select Input	<sup>t</sup> setup <sup>t</sup> setup	1 1	6		5, 7 7, 9	1 1	8 8	16 16	
Hold TIme	Data Input Select Input	<sup>t</sup> hold <sup>t</sup> hold	1 1	6		5, 7 7, 9	1 1	8 8	16 16	
Rise Time	(20 to 80%)	t+	1	5		7	1	8	16	
Fall Time	(20 to 80%)	t–	1			7	1	8	16	

\* VILmin applied to each input pin, one at a time.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

### **OUTLINE DIMENSIONS**



# MC10173

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **()** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 $\Diamond$ 

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC10173/D