

# PLL Tuning Circuit with I2C Bus

The MC44818 is a tuning circuit for TV and VCR tuner applications. It contains, on one chip, all the functions required for PLL control of a VCO. This integrated circuit also contains a high frequency prescaler and thus can handle frequencies up to 1.3 GHz. The MC44818 is a pin compatible drop in replacement for the MC44817, where the only difference is the MC44818 has a fixed divide—by—8 prescaler (cannot be bypassed) and the MC44817 uses the three wire bus.


The MC44818 has a programmable 512/1024 reference divider and is manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAIC™ (Motorola Oxide Self Aligned Implanted Circuits).


- Complete Single Chip System for MPU Control (I<sup>2</sup>C Bus). Data and Clock Inputs are 3–Wire Bus Compatible
- Divide-by-8 Prescaler Accepts Frequencies up to 1.3 GHz
- 15 Bit Programmable Divider Accepts Input Frequencies up to 165 MHz
- Reference Divider: Programmable for Division Ratios 512 and 1024.
- 3-State Phase/Frequency Comparator
- Operational Amplifier for Direct Tuning Voltage Output (30 V)
- Four Integrated PNP Band Buffers for 40 mA (V<sub>CC1</sub> to 14.4 V)
- Output Options for the Reference Frequency and the Programmable Divider
- High Sensitivity Preamplifier
- Circuit to Detect Phase Lock
- Fully ESD Protected

MOSAIC is a trademark of Motorola, Inc.

# TV AND VCR PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND I<sup>2</sup>C BUS

SEMICONDUCTOR TECHNICAL DATA






#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC44818D	$T_A = -20^\circ \text{ to } +80^\circ \text{C}$	SO-16

# Representative Block Diagram



This device contains 3,204 active transistors.

#### **MAXIMUM RATINGS** ( $T_A = 25$ °C, unless otherwise noted.)

WIAXINION NATINGS (TA = 25 C, unless otherwise noted.)						
Rating	Pin	Value	Unit			
Power Supply Voltage (V <sub>CC1</sub> )	7	6.0	V			
Band Buffer "Off" Voltage	10–13	14.4	V			
Band Buffer "On" Current	10–13	50	mA			
Band Buffer – Short Circuit Duration (0 to V <sub>CC3</sub> ) (Note 2)	10–13	Continuous	-			
Operational Amplifier Power Supply Voltage (V <sub>CC2</sub> )	6	40	V			
Operational Amplifier Short Circuit Duration (0 to V <sub>CC2</sub> )	5	Continuous	_			
Power Supply Voltage (V <sub>CC3</sub> )	14	14.4	V			
Storage Temperature	_	-65 to +150	°C			
Operating Temperature Range	_	-20 to +80	°C			
Band Buffer Operation (Note 1) at 50 mA each Buffer All Buffers "On" Simultaneously	10–13	10	sec			
Operational Amplifier Output Voltage	5	V <sub>CC2</sub>	V			
RF Input Level (10 MHz to 1.3 GHz)	_	1.5	Vrms			

**NOTES:** 1. At  $V_{CC3} = V_{CC1}$  to 14.4 V and  $T_A = -20^{\circ}$  to  $+80^{\circ}$ C. 2. At  $V_{CC3} = V_{CC1}$  to 14.4 V and  $T_A = -20^{\circ}$  to  $+80^{\circ}$ C one buffer "On" only.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC1} = 5.0 \text{ V}$ ,  $V_{CC2} = 33 \text{ V}$ ,  $V_{CC3} = 12 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.)

Characteristic	Pin	Min	Тур	Max	Unit
V <sub>CC1</sub> Supply Voltage Range	7	4.5	5.0	5.5	V
V <sub>CC1</sub> Supply Current (V <sub>CC1</sub> = 5.0 V)	7	_	37	50	mA
V <sub>CC2</sub> Supply Voltage Range	6	25	-	37	V
V <sub>CC2</sub> Supply Current (Output Open)	6	-	1.5	2.3	mA
Band Buffer Leakage Current when "Off" at 12 V	10–13	_	0.01	1.0	μΑ
Band Buffer Saturation Voltage when "On" at 30 mA	10–13	-	0.15	0.3	V
Band Buffer Saturation Voltage when "On" at 40 mA only for 0° to 80°C	10–13	-	0.2	0.5	V
Data/Clock Current at 0 V	1, 2	-10	-	0	μΑ
Clock Current at 5.0 V	2	0	_	1.0	μΑ
Data Current at 5.0 V Acknowledge "Off"	1	0	-	1.0	μΑ
Data Saturation Voltage at 15 mA Acknowledge "On"	1	-	-	1.0	V
Data/Clock Input Voltage Low	1, 2	_	_	1.5	V
Data/Clock Input Voltage High	1, 2	3.0	-	-	V
Clock Frequency Range	2	-	_	100	kHz
Oscillator Frequency Range	3	3.15	3.2	4.05	MHz
Operational Amplifier Internal Reference Voltage	-	2.0	2.75	3.2	V
Operational Amplifier Input Current	4	-15	0	15	nA
DC Open Loop Voltage Gain	-	100	250	-	V/V
Gain Bandwidth Product (C <sub>L</sub> = 1.0 nF)	-	0.3	-	-	MHz
V <sub>out</sub> Low, Sinking 50 μA	5	-	0.2	0.4	V
V <sub>out</sub> High, Sourcing 10 μA, V <sub>CC2</sub> – V <sub>out</sub>	5	-	0.2	0.5	V
Phase Detector Current in the High Impedance State	4	-15	0	15	nA
Charge Pump High Current of Phase Comparator	4	30	50	85	μА
Charge Pump Low Current of Phase Comparator	4	10	15	30	μА
V <sub>CC3</sub> Supply Voltage Range	14	V <sub>CC1</sub>	_	14.4	V
V <sub>CC3</sub> Supply Current All Buffers "Off" One Buffer "On" when Open One Buffer "On" at 40 mA	14	- - -	0.2 8.0 48	0.5 13 53	mA

#### **Data Format and Bus Receiver**

The circuit receives the information for tuning and control via the  $I^2C$  bus. The incoming information, consisting of a chip address byte followed by two or four data bytes, is treated in the  $I^2C$  bus receiver. The definition of the permissible bus protocol is shown below:

1\_STA CA CO BA STO 2\_STA CA FM FL STO 3\_STA CA CO BA FM FL STO 4\_STA CA FM FL CO BA STO

STA = Start Condition

STO = Stop Condition

CA = Chip Address Byte

CO = Data Byte for Control Information

BA = Band Information

FM = Data Byte for Frequency Information

FL = Data Byte for Frequency Information






Figure 2 shows the five bytes of information that are needed for circuit operation: there is the chip address, two bytes of control and band information and two bytes of frequency information.

After the chip address, two or four data bytes may be received: if three data bytes are received the third data byte is ignored.

If five or more data bytes are received the fifth and following data bytes are ignored and the last acknowledge pulse is sent at the end of the fourth data byte.

The first and the third data bytes contain a function bit which allows the IC to distinguish between frequency information and control plus band information.

Frequency information is preceded by a Logic "0". If the function bit is Logic "1" the two following bytes contain control and band information. The first data byte, shifted after the chip address, may be byte CO or byte FM.

The two permissible bus protocols with five bytes are shown in Figure 2.

Figure 2. Definition of Bytes

CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
		/////	/////	/////				/////	
CO_Information	1	T <sub>14</sub>	T <sub>13</sub>	T <sub>12</sub>	T <sub>11</sub>	T <sub>10</sub>	T <sub>9</sub>	T <sub>8</sub>	ACK
BA_Band Information	Х	Х	Х	Х	В3	B <sub>2</sub>	B <sub>1</sub>	В0	ACK
					/////	/////			
FM_Frequency Information	0	N <sub>14</sub>	N <sub>13</sub>	N <sub>12</sub>	N <sub>11</sub>	N <sub>10</sub>	N <sub>9</sub>	N <sub>8</sub>	ACK
FL_Frequency Information	N <sub>7</sub>	N <sub>6</sub>	N <sub>5</sub>	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>	ACK
CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
FM_Frequency Information	0	N <sub>14</sub>	N <sub>13</sub>	N <sub>12</sub>	N <sub>11</sub>	N <sub>10</sub>	N <sub>9</sub>	N <sub>8</sub>	ACK
FL_Frequency Information	N <sub>7</sub>	N <sub>6</sub>	N <sub>5</sub>	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>	ACK
CO_Information	1	T <sub>14</sub>	T <sub>13</sub>	T <sub>12</sub>	T <sub>11</sub>	T <sub>10</sub>	T <sub>9</sub>	Т8	ACK
BA_Band Information	Х	Х	Х	Х	В3	В2	B <sub>1</sub>	В0	ACK

#### **Chip Address**


The chip address is programmable by Pin 16 (AS -Address Select).

AS - Pin 16	Address (HEX.)
Gnd to 0.1 V <sub>CC1</sub>	C0
Open or 0.2 V <sub>CC1</sub> to 0.3 V <sub>CC1</sub>	C2
0.4 V <sub>CC1</sub> to 0.7 V <sub>CC1</sub>	C4
0.8 V <sub>CC1</sub> to 1.1 V <sub>CC1</sub>	C6

#### Bits B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>: Control the Band Buffers

<u> </u>	
$B_0, B_1, B_2, B_3 = 0$	Buffer "Off"
= 1	Buffer "On"

Figure 3. Equivalent Circuit of the Integrated **Band Buffers** 



IB = Base Current

ISUB = Substrate Current of PNP

#### Bit Tg: Controls the Output of the Operational Amplifier

T <sub>8</sub> = 0	Normal Operation
	Operational Amplifier Active
= 1	Output State of Operational Amplifier Switched "Off", Output Pulls High Through 20 k Internal Pull-Up
	Resistor

#### Bits To, Too Control the Phase Comparator

T <sub>9</sub>	T <sub>12</sub>	Function		
1	0	Normal Operation		
1	1	High Impedance		
0	0	Upper Source "On" Only		
0	1	Lower Source "On" Only		

#### Bits T<sub>10</sub>, T<sub>11</sub>: Control the Reference Ratio

T <sub>10</sub>	T <sub>11</sub>	Division Ratio
0	0	512
0	1	1024
1	0	1024
1	1	512

# Bit T<sub>13</sub>: Switches the Internal Signals F<sub>ref</sub> and F<sub>BY2</sub> to the Band Buffer Outputs (Test)

$T_{13} = 0$	Normal Operation
= 1	Test Mode
	F <sub>ref</sub> Output at B <sub>2</sub> (Pin 12) F <sub>BY2</sub> Output at B <sub>3</sub> (Pin 13)

Bits  $B_2$  and  $B_3$  have to be "On",  $B_2 = B_3 = 1$  in the test mode. F<sub>ref</sub> is the reference frequency.

FBY2 is the output frequency of the programmable divider, divided by two.

### Bit T<sub>14</sub>: Controls the Charge Pump Current of the Phase Comparator

$T_{14} = 0$	Pump Current 15 μA Typical
= 1	Pump Current 50 μA Typical

#### The Programmable Divider

The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches B. Latches B are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal.

Since latches A receive the data asynchronously with the programmable divider; this double latch scheme is needed to assure correct data transfer to the counter.

The division ratio definition is given by:

 $N = 16384 \times N_{14} + 8192 \times N_{13} + ... + 4 \times N_{2} + 2 \times N_{1} + N_{0}$  Maximum Ratio 32767

Minimum Ratio 17

 $N_0 \dots N_{14}$  are the different bits for frequency information. At power "on" the whole bus receiver is reset and the programmable divider is set to a counting ratio of N = 256 or higher.

#### The Prescaler

The prescaler has a preamplifier which guarantees high input sensitivity.


#### The Phase Comparator

The phase comparator is phase and frequency sensitive and has very low output leakage current in the high impedance state.

#### **Lock Detector**

The lock detector output is low in lock. The output goes immediately high when an unlock condition is detected. The output goes low again when the loop is in lock during a complete period of the reference frequency.

Figure 4. Equivalent Circuit of the Lock Output



#### The Operational Amplifier

The operational amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The operational amplifier needs 28.5 V supply (VCC2) as minimum voltage for a guaranteed maximum tuning voltage of 28 V.

Figure NO TAG shows a possible filter arrangement. The component values depend very much on the application (tuner characteristic, reference frequency, etc.).

#### The Oscillator

The oscillator uses a 3.2 to 4.0 MHz crystal tied to ground in series with a capacitor. The crystal operates in the series resonance mode.

The voltage at Pin 3 has low amplitude and low harmonic distortion.





Figure 5. Typical Tuner Application

Figure 6. HF Sensitivity Test Circuit



Device is in test mode. B $_2$ , B $_3$  are "On" and B $_0$ , B $_1$  are "Off". Sensitivity is level of HF generator on 50  $\Omega$  load (without Pin 8 loading).

# **HF CHARACTERISTICS** (See Figure NO TAG)

Characteristic	Pin	Min	Тур	Max	Unit
DC Bias	8	_	1.6	-	V
Input Voltage Range					mVrms
80–150 MHz	8	10	-	315	
150–600 MHz	8	5.0	_	315	
600–950 MHz	8	10	_	315	
950–1300 MHz	8	50	-	315	

Figure 7. Typical HF Input Impedance






Figure 8. Pin Circuit Schematic



#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



