4-Bit Serial/Parallel Converter

The MC10/100E445 is an integrated 4-bit serial to parallel data converter. The device is designed to operate for NRZ data rates of up to 2.0Gb/s. The chip generates a divide by 4 and a divide by 8 clock for both 4-bit conversion and a two chip 8-bit conversion function. The conversion sequence was chosen to convert the first serial bit to Q0, the second to Q1 etc.


- On-Chip Clock ÷4 and ÷8
- 2.0Gb/s Data Rate Capability
- · Differential Clock and Serial Inputs
- VBB Output for Single-Ended Input Applications
- · Asynchronous Data Synchronization
- Mode Select to Expand to 8-Bits
- Internal 75kΩ Input Pulldown Resistors
- Extended 100E V_{EE} Range of -4.2V to -5.46V

Two selectable serial inputs provide a loopback capability for testing purposes when the device is used in conjunction with the E446 parallel to serial converter.

The start bit for conversion can be moved using the SYNC input. A single pulse applied asynchronously for at least two input clock cycles shifts the start bit for conversion from Qn to Qn–1. For each additional shift required an additional pulse must be applied to the SYNC input. Asserting the SYNC input will force the internal clock dividers to "swallow" a clock pulse, effectively shifting a bit from the Qn to the Qn–1 output (see Timing Diagram B).

MC10E445 MC100E445

4-BIT SERIAL/ PARALLEL CONVERTER



The MODE input is used to select the conversion mode of the device. With the MODE input LOW, or open, the device will function as a 4-bit converter. When the mode input is driven HIGH the data on the output will change on every eighth clock cycle thus allowing for an 8-bit conversion scheme using two E445's. When cascaded in an 8-bit conversion scheme the devices will not operate at the 2.0Gb/s data rate of a single device. Refer to the applications section of this data sheet for more information on cascading the E445.

For lower data rate applications a VBB reference voltage is supplied for single-ended inputs. When operating at clock rates above 500MHz differential input signals are recommended. For single-ended inputs the VBB pin is tied to the inverting differential input and bypassed via a $0.01\mu F$ capacitor. The VBB provides the switching reference for the input differential amplifier. The VBB can also be used to AC couple an input signal, for more information on AC coupling refer to the interfacing section of the design guide in the ECLinPSTM data book.


Upon power-up the internal flip-flops will attain a random state. To synchronize multiple E445's in a system the master reset must be asserted.

PIN NAMES

Pin	Function
SINA, SINA SINB, SINB SEL Q0-Q3 CLK, CLK CL/4, CL/4 CL/8, CL/8 MODE SYNCH	Differential Serial Data Input A Differential Serial Data Input B Serial Input Selector Pin Parallel Data Outputs Differential Clock Inputs Differential ÷4 Clock Output Differential ÷8 Clock Output Conversion Mode 4-Bit/8-Bit Conversion Synchronizing Input

FUNCTION TABLES

Mode	Conversion	SEL	Serial Input			
L	4-Bit	H	А			
H	8-Bit	L	В			



MOTOROLA

8/97

REV 3




Figure 2. Logic Diagram

DC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)

		0°C		25°C			85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
lн	Input HIGH Current			150			150			150	μΑ	
VOH	Ouput HIGH Current 10E (SOUT Only) 100E (SOUT Only)	-1020 -1025		-790 -830	-980 -1025		-760 -830	-910 -1025		-670 -830	V	1
V _{BB}	Output Reference Voltage 10E 100E	-1.38 -1.38		-1.27 -1.26	-1.35 -1.38		-1.25 -1.26	-1.31 -1.38		-1.19 -1.26	V	
IEE	Power Supply Current 10E 100E		154 154	185 185		154 154	185 185		154 177	185 212	mA	


 $^{1. \ \ \,} The\,maximum\,V_{OH}\,limit\,was\,relaxed\,from\,standard\,ECL\,due\,to\,the\,high\,frequency\,output\,design.\,All\,other\,outputs\,are\,specified\,with\,the\,standard\,10E\,and\,100E\,V_{OH}\,levels.$

AC CHARACTERISTICS ($V_{EE} = V_{EE}(min)$ to $V_{EE}(max)$; $V_{CC} = V_{CCO} = GND$)


		0°C		25°C			85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
fMAX	Maximum Conversion Frequency	2.0			2.0			2.0			Gb/s NRZ	
^t PLH ^t PHL	Propagation Delay to Output CLK to Q CLK to SOUT CLK to CL/4 CLK to CL/8	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	1500 800 1100 1100	1800 975 1325 1325	2100 1150 1550 1550	ps	
t _S	Setup Time SINA, SINB SEL	-100 0	-250 -200		-100 0	-250 -200		-100 0	-250 -200		ps	
t _h	Hold Time SINA, SINB, SEL	450	300		450	300		450	300		ps	
^t RR	Reset Recovery Time	500	300		500	300		500	300		ps	
tpW	Minimum Pulse Width CLK, MR	400			400			400			ps	
t _r t _f	Rise/Fall Times SOUT Other	100 200	225 425	350 650	100 200	225 425	350 650	100 200	225 425	350 650	ps	20%–80%

3

Figure 3. Timing Diagrams



Timing Diagram A. 1:4 Serial to Parallel Conversion



Timing Diagram B. 1:4 Serial to Parallel Conversion With SYNC Pulse

APPLICATIONS INFORMATION

The MC10E/100E445 is an integrated 1:4 serial to parallel converter. The chip is designed to work with the E446 device to provide both transmission and receiving of a high speed serial data path. The E445, can convert up to a 2.0Gb/s NRZ data stream into 4-bit parallel data. The device also provides a divide by four clock output to be used to synchronize the parallel data with the rest of the system.

The E445 features multiplexed dual serial inputs to provide test loop capability when used in conjunction with the E446. Figure 4 illustrates the loop test architecture. The architecture allows for the electrical testing of the link without requiring actual transmission over the serial data path medium. The SINA serial input of the E445 has an extra buffer delay and thus should be used as the loop back serial input.





Figure 4. Loopback Test Architecture

The E445 features a differential serial output and a divide by 8 clock output to facilitate the cascading of two devices to build a 1:8 demultiplexer. Figure 5 illustrates the architecture for a 1:8 demultiplexer using two E445's; the timing diagram for this configuration can be found on the following page. Notice the serial outputs (SOUT) of the lower order converter feed the serial inputs of the the higher order device. This feed through of the serial inputs bounds the upper end of the frequency of operation. The clock to serial output propagation delay plus the setup time of the serial input pins must fit into a single clock period for the cascade architecture to function properly. Using the worst case values for these two parameters from the data sheet, TPD CLK to SOUT = 1150ps and tS for SIN = -100ps, yields a minimum period of 1050ps or a clock frequency of 950MHz.

The clock frequency is significantly lower than that of a single converter, to increase this frequency some games can be played with the clock input of the higher order E445. By delaying the clock feeding the second E445 relative to the clock of the first E445 the frequency of operation can be

increased. The delay between the two clocks can be increased until the minimum delay of clock to serial out would potentially cause a serial bit to be swallowed (Figure 6).



PARALLEL OUTPUT DATA




Figure 5. Cascaded 1:8 Converter Architecture

With a minimum delay of 800ps on this output the clock for the lower order E445 cannot be delayed more than 800ps relative to the clock of the first E445 without potentially missing a bit of information. Because the setup time on the serial input pin is negative coincident excursions on the data and clock inputs of the E445 will result in correct operation.




Figure 6. Cascade Frequency Limitation

MC10E445 MC100E445

Perhaps the easiest way to delay the second clock relative to the first is to take advantage of the differential clock inputs of the E445. By connecting the clock for the second E445 to the complimentary clock input pin the device will clock a half a clock period after the first E445 (Figure 7). Utilizing this simple technique will raise the potential conversion

frequency up to 1.4GHz. The divide by eight clock of the second E445 should be used to synchronize the parallel data to the rest of the system as the parallel data of the two E445's will no longer be synchronized. This skew problem between the outputs can be worked around as the parallel information will be static for eight more clock pulses.




Figure 7. Extended Frequency 1:8 Demultiplexer





Figure 8. Timing Diagram A. 1:8 Serial to Parallel Conversion

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Lt P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 Nishi–Gotanda, Shinagawa

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1, Nishi-Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



MC10E445/D