68030/040 PECL-TTL Clock Driver

The MC10H/100H642 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H642 also uses differential PECL internally to achieve its superior skew characteristic.

The H642 includes divide–by–two and divide–by–four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Diagram).

The 10H version is compatible with MECL $10H^{\text{TM}}$ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0V Supply

Function


Reset(R): LOW on RESET forces all Q outputs LOW.

Select(SEL): LOW selects the ECL input source (DE/DE).

HIGH selects the TTL input source (DT).


The H642 also contains circuitry to force a stable input state of the ECL differential input pair, should both sides be left open. In this Case, the DE side of the input is pulled LOW, and DE goes HIGH.

Power Up: The device is designed to have positive edges of the ÷2 and ÷4 outputs synchronized at Power Up.



MC10H642 MC100H642


68030/040 PECL-TTL CLOCK DRIVER





9/96

LOGIC DIAGRAM



PIN NAMES

Pin	Symbol	Description	Pin	Symbol	Description
1	Q3	Signal Output (TTL)**	15	VE	ECL V _{CC} (+5.0V)
2	VT	TTL V _{CC} (+5.0V)	16	DE	ECL Signal Input (Non–Inverting)
3	VT	TTL V _{CC} (+5.0V)	17	DE	ECL Signal Input (Inverting)
4	Q4	Signal Output (TTL)**	18	VBB	V _{BB} Reference Output
5	Q5	Signal Output (TTL)**	19	VT	TTL V _{CC} (+5.0V)
6	GT	TTL Ground (0V)	20	Q0	Signal Output (TTL)*
7	GT	TTL Ground (0V)	21	GT	TTL Ground (0V)
8	Q6	Signal Output (TTL)**	22	GT	TTL Ground (0V)
9	Q7	Signal Output (TTL)**	23	Q1	Signal Output (TTL)*
10	VT	TTL V _{CC} (+5.0V)	24	VT	TTL V _{CC} (+5.0V)
11	SEL	Input Select (TTL)	25	VT	TTL V _{CC} (+5.0V)
12	DT	TTL Signal Input	26	Q2	Signal Output (TTL)**
13	GE	ECL Ground (0V)	27	GT	TTL Ground (0V)
14	R	Reset (TTL)	28	GT	TTL Ground (0V)

*Divide by 2 **Divide by 4

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

			T _A =	: 0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay D to Output	Q2–Q7 C ECL C TTL	4.70 4.70	5.70 5.70	4.75 4.75	5.75 5.75	4.60 4.50	5.60 5.50	ns	CL = 25pF
tskpp	Part-to-Part Skew			1.0		1.0		1.0	ns	
tskwd*	Within–Device Skew			0.5		0.5		0.5	ns	
^t PLH	Propagation Delay D to Output	Q0, Q1 C ECL C TTL	4.30 4.30	5.30 5.30	4.50 4.50	5.50 5.50	4.25 4.25	5.25 5.25	ns	CL = 25pF
tskpp	Part-to-Part Skew	All Outputs		2.0		2.0		2.0	ns	CL = 25pF
tskwd	Within–Device Skew			1.0		1.0		1.0	ns	CL = 25pF
^t PD	Propagation Delay R to Output	All Outputs	4.3	6.3	4.0	6.0	4.5	6.5	ns	CL = 25pF
^t R ^t F	Output Rise/Fall Time 0.8 V to 2.0 V	All Outputs		2.5 2.5		2.5 2.5		2.5 2.5	ns	CL = 25pF
fMAX**	Maximum Input Frequency		100		100		100		MHz	CL = 25pF
RPW	Reset Pulse Width		1.5		1.5		1.5		ns	
RRT	Reset Recovery Time		1.25		1.25		1.25		ns	

* Within-Device Skew defined as identical transactions on similar paths through a device.

** NOTE: MAX Frequency is 135MHz.

10H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
I _{IH} I _{IL}	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μA	
VIH VIL	* NOTE Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	V	V _{EE} = 5.0V
V _{BB}	* NOTE Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	

100H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
IIH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μA	
	* NOTE								
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	3.835 3.190	4.120 3.525	3.835 3.190	4.120 3.525	3.835 3.190	4.120 3.525	V	V _{EE} = 5.0V
	* NOTE								
V _{BB}	Output Reference Voltage	3.620	3.740	3.620	3.740	3.620	3.740	V	

*NOTE: PECL LEVELS are referenced to V_{CC} and will vary 1:1 with the power supply. The VALUES shown are for V_{CC} = 5.0V.

MC10H642 MC100H642

10H/100H DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)


			T _A =	0°C	T _A = 25°C		T _A = 85°C			
Symbol	Characteristic		Min	Max	Min	Max	Min	Мах	Unit	Condition
IEE	Power Supply Current	PECL		57		57		57	mA	VE Pin
Іссн		TTL		30		30		30	mA	Total All VT Pins
ICCL				30		30		30	mA	

10H/100H TTL DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
Ιн	Input HIGH Current		20 100		20 100		20 100	μA	V _{IN} = 2.7V V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5V
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0mA I _{OH} = -15mA
V _{OL}	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18mA
IOS	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0V

10/100H642 DUTY CYCLE CONTROL

To maintain a duty cycle of ±5% at 50 MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a ±2.5% duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up. Best duty cycle control is obtained with a single μP load and minimum line length.






Figure 7. MC10H642 + Tpd versus Load, V_{CC} \pm 5%, T_A = 25°C (Overshoot at 50 MHz with no load makes graph non linear)





Figure 8. Clock Phase and Reset Recovery Time After Reset Pulse


Figure 9. Outputs Q2 \rightarrow Q7 will Synchronize with Pos Edges of D_{in} & Q0 \rightarrow Q1

SWITCHING CIRCUIT AND WAVEFORMS




^{+7 V} OPEN ALL OTHERS ^{tp}ZL, ^{tp}LZ OC UNDER TEST 50 pF = R2 500 Ω =

WAVEFORMS: Rise and Fall Times PECL/TTL




Propagation Delay — Single Ended PECL/TTL

TTL



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(A)** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

٥

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



