## Advance Information

## Quad Six-Bit Digital-to-Analog Converter cmos

The MC144112 contains four independent DACs which are controlled through a common serial data port. When all DACs are utilized, there are 24 bits in the serial data stream. However, if not all DACs are utilized, the bit stream length may be reduced by up to six bits per unused DAC.

For new designs, the MC144112 is preferred over the MC144110 and MC144111. The newer MC144112 offers a wider operating temperature range, lower operating supply voltage, and lower supply current.

- Operating Supply Voltage Range: 2.7 to 5.5 V *
- Maximum Supply Current (per Package) -

All DAC Outputs = Zero: $1.25 \mathrm{~mA} @ 2.7 \mathrm{~V}$
2.1 mA @ 4.5 V

All DAC Outputs = Full Scale: $30 \mu \mathrm{~A} @ 5.5 \mathrm{~V}$

- Integral Nonlinearity: - 1 1/4 to $1 / 4$ LSB
- Operating Temperature Range: -40 to $85^{\circ} \mathrm{C}$
- Direct R-2R Network Outputs
- Direct Interface to Motorola SPI Serial Data Port
- Digital Data Output Permits Cascading


## BLOCK DIAGRAM

*This product is being evaluated for operation at supply voltages less than 2.7 V . Contact your Motorola representative for further information.
** Transparent Latch
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 3
2/98 TN98030200

MAXIMUM RATINGS* (Voltages referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| DC Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +5.5 | V |
| Input Voltage, All Inputs | $\mathrm{V}_{\text {in }}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| DC Input Current, per Pin | I | $\pm 10$ | mA |
| Power Dissipation (Per Output) | POH |  | mW |
| $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 20 |  |
| Power Dissipation (Per Package) | PD | 150 | mW |
| $\mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | 50 |  |  |
| $\mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {stg }}$ |  |

* Maximum Ratings are those values beyond which damage to the device may occur.

ELECTRICAL CHARACTERISTICS (Voltages referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ unless otherwise indicated)

| Symbol | Parameter | Test Conditions | VDD | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage ( $\mathrm{D}_{\mathrm{in}}$, $\overline{\mathrm{ENB}}, \mathrm{CLK}$ ) |  | $\begin{aligned} & 2.7 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.03 \\ & 3.15 \\ & 3.85 \end{aligned}$ | - | V |
| VIL | Low-Level Input Voltage ( $\mathrm{D}_{\mathrm{in}}, \mathrm{ENB}, \mathrm{CLK}$ ) |  | $\begin{aligned} & 2.7 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 0.67 \\ & 1.35 \\ & 1.65 \end{aligned}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-Level Output Current ( $\mathrm{D}_{\text {out }}$ ) | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ | $\begin{aligned} & 2.7 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 1.1 \end{aligned}$ | - | mA |
| ${ }^{\text {IOL }}$ | Low-Level Output Current ( $\mathrm{D}_{\text {out }}$ ) | $\mathrm{V}_{\text {out }}=0.5 \mathrm{~V}$ | $\begin{aligned} & 2.7 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.8 \end{aligned}$ | - | mA |
| ISS | Quiescent Supply Current (per Package) | $\mathrm{I}_{\text {out }}=0 \mu \mathrm{~A}$, All DAC Outputs = Zero | $\begin{aligned} & 2.7 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 1.25 \\ & 2.10 \\ & 2.50 \end{aligned}$ | mA |
|  |  | $\mathrm{I}_{\text {out }}=0 \mu \mathrm{~A}$, All DAC Outputs $=$ Full Scale | 5.5 | - | 30 | $\mu \mathrm{A}$ |
| lin | Input Leakage Current ( $\mathrm{Din}_{\text {in }}, \overline{\mathrm{ENB}}, \mathrm{CLK}$ ) | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {DD }}$ or 0 V | 5.5 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {nonl }}$ | Integral Nonlinearity (Rn Out) | See Figure 1 | - | - $11 / 4$ | 1/4 | LSB |
| $\mathrm{V}_{\text {step }}$ | Differential Nonlinearity (Rn Out) | See Figure 2 | - | $-3 / 4$ | 3/4 | LSB |
| $\mathrm{V}_{\text {offset }}$ | Offset from $\mathrm{V}_{\text {SS }}$ | $\mathrm{D}_{\text {in }}=\$ 00$, See Figure 1 | - | 1/4 | $13 / 4$ | LSB |

## SWITCHING CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V , Voltages referenced to $\mathrm{V}_{\mathrm{SS}}$, $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ unless otherwise indicated)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $t_{w} \mathrm{H}$ | Positive Pulse Width, CLK (Figures 3 and 4) | 166 | - | ns |
| $\mathrm{t}_{\mathrm{wL}}$ | Negative Pulse Width, CLK (Figures 3 and 4) | 166 | - | ns |
| $t_{\text {su }}$ | Setup Time, ENB to CLK (Figures 3 and 4) | 135 | - | ns |
| $t_{\text {su }}$ | Setup Time, $\mathrm{D}_{\text {in }}$ to CLK (Figures 3 and 4) | 55 | - | ns |
| th | Hold Time, CLK to ENB (Figures 3 and 4) | 135 | - | ns |
| th | Hold Time, CLK to $\mathrm{Din}_{\text {in }}($ Figures 3 and 4) | 55 | - | ns |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Times, CLK | - | 100 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | 10 | pF |
| $\mathrm{f}_{\mathrm{clk}}$ | Serial Data Clock Frequency (Refer to $\mathrm{t}_{\mathrm{w}} \mathrm{H}$ and $\mathrm{t}_{\mathrm{wL}}$ Above) (Figures 3 and 4) | dc | 3 | MHz |



LINEARITY ERROR (integral nonlinearity). A measure of how straight a device's transfer function is, it indicates the worst-case deviation of linearity of the actual transfer function from the bestfit straight line. It is normally specified in parts of an LSB.

Figure 1. D/A Transfer Function


Figure 2. Definition of Step Size Variance (Differential Nonlinearity)


Figure 3. Serial Input, Positive Clock


Figure 4. Serial Input, Negative Clock

## PIN DESCRIPTIONS

## INPUTS

## $D_{\text {in }}$

 Data InputFour 6-bit words are entered serially, MSB first, into the digital data input, $\mathrm{D}_{\mathrm{in}}$.
The last 6-bit word shifted in determines the output level of pin R1 Out. The next-to-last 6-bit word affects pin R2 Out, etc.

## ENB

## Negative Logic Enable

The ENB pin must be low (active) during the serial load. On the low-to-high transition of ENB, data contained in the shift register is loaded into the latch.

## CLK

## Shift Register Clock

Data is shifted into the register on the high-to-low transition of CLK. CLK is fed into the D-input of a transparent latch, which is used for inhibiting the clocking of the shift register when ENB is high.
The MC144112 usually uses 24 CLK cycles. See Table 1 for additional information.

## OUTPUTS

Dout
Data Output
The digital data output is primarily used for cascading the DACs and may be fed into $\mathrm{D}_{\text {in }}$ of the next stage.
If not used, the output should be floated.

## R1 Out through R4 Out Resistor Network Outputs

These are the R-2R resistor network outputs. These outputs may be fed to high-impedance loads. The $R$ value of the resistor network ranges from 7 to $15 \mathrm{k} \Omega$.

If not used, an output should be floated.

## SUPPLY PINS

## VSS

Negative Supply Voltage
This pin is usually ground.

## VDD <br> Positive Supply Voltage

The voltage applied to this pin determines the analog output swing. The DAC output voltage range is from approximately $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.

## APPLICATIONS INFORMATION

For those applications where supply current is critical, any unused DAC channels should be programmed for full-scale output. The unused outputs are floated (no connects).

For example, with a 4.5 V supply, the worst case current when all DACs are programmed for zero output is 2.1 mA . This is 2.1 mA for the package; each DAC is drawing $1 / 4$ of this, or $525 \mu \mathrm{~A}$. If only two channels are needed, minimum supply current is achieved by programming the two unused channels to full-scale output (all ones). In this case, the worst case supply current is approximately two times $525 \mu \mathrm{~A}$, or 1.05 mA .

Table 1. Number of Channels vs Clocks Required

| Number of <br> Channels <br> Required | Minimum <br> Number of <br> Clock Cycles* | Outputs Used |
| :---: | :---: | :--- |
| 1 | 6 | R1 Out |
| 2 | 12 | R1 Out, R2 Out |
| 3 | 18 | R1 Out, R2 Out, R3 Out |
| 4 | 24 | R1 Out, R2 Out, R3 Out, R4 Out |

* Additional clock cycles can be used, with the leading extra bits being don't cares. For example, eight clocks can be used if one channel is needed. The first two bits are don't cares; the last six bits determine the DAC output.


## PACKAGE DIMENSIONS

D SUFFIX


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR ROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL N EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 8.55 | 8.75 | 0.337 | 0.344 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.299 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $\mathbb{M}$ ) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

Mfax ${ }^{\text {TM }: ~ R M F A X 0 @ e m a i l . s p s . m o t . c o m ~-~ T O U C H T O N E ~ 1-602-244-6609 ~}$
Motorola Fax Back System - US \& Canada ONLY 1-800-774-1848
-http://sps.motorola.com/mfax/
HOME PAGE: http://motorola.com/sps/

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,
4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274

