

# MC144112

## Advance Information

# Quad Six-Bit Digital-to-Analog Converter CMOS

The MC144112 contains four independent DACs which are controlled through a common serial data port. When all DACs are utilized, there are 24 bits in the serial data stream. However, if not all DACs are utilized, the bit stream length may be reduced by up to six bits per unused DAC.

For new designs, the MC144112 is preferred over the MC144110 and MC144111. The newer MC144112 offers a wider operating temperature range, lower operating supply voltage, and lower supply current.

- Operating Supply Voltage Range: 2.7 to 5.5 V \*
- Maximum Supply Current (per Package) —
  - All DAC Outputs = Zero: 1.25 mA @ 2.7 V  
2.1 mA @ 4.5 V
  - All DAC Outputs = Full Scale: 30  $\mu$ A @ 5.5 V
- Integral Nonlinearity:  $-1 \frac{1}{4}$  to  $1 \frac{1}{4}$  LSB
- Operating Temperature Range:  $-40$  to  $85^{\circ}\text{C}$
- Direct R-2R Network Outputs
- Direct Interface to Motorola SPI Serial Data Port
- Digital Data Output Permits Cascading




### ORDERING INFORMATION

MC144112D SOG Package



Plastic DIP availability  
dependent on market demand.

### PIN ASSIGNMENT



NC = NO CONNECTION

### BLOCK DIAGRAM



\* This product is being evaluated for operation at supply voltages less than 2.7 V. Contact your Motorola representative for further information.  
\*\* Transparent Latch

This document contains information on a new product. Specifications and information herein are subject to change without notice.

**MAXIMUM RATINGS\*** (Voltages referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	- 0.5 to + 5.5	V
Input Voltage, All Inputs	V <sub>in</sub>	- 0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current, per Pin	I	± 10	mA
Power Dissipation (Per Output) T <sub>A</sub> = 70°C T <sub>A</sub> = 85°C	P <sub>OH</sub>	50 20	mW
Power Dissipation (Per Package) T <sub>A</sub> = 70°C T <sub>A</sub> = 85°C	P <sub>D</sub>	150 50	mW
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

\* Maximum Ratings are those values beyond which damage to the device may occur.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields; however, it is advised that precautions be taken to avoid application of voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).


**ELECTRICAL CHARACTERISTICS** (Voltages referenced to V<sub>SS</sub>, V<sub>DD</sub> = 2.7 to 5.5 V, T<sub>A</sub> = - 40 to 85°C unless otherwise indicated)

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage (D <sub>in</sub> , $\overline{\text{ENB}}$ , CLK)		2.7	2.03	—	V
			4.5	3.15	—	
			5.5	3.85	—	
V <sub>IL</sub>	Low-Level Input Voltage (D <sub>in</sub> , $\overline{\text{ENB}}$ , CLK)		2.7	—	0.67	V
			4.5	—	1.35	
			5.5	—	1.65	
I <sub>OH</sub>	High-Level Output Current (D <sub>out</sub> )	V <sub>out</sub> = V <sub>DD</sub> - 0.5 V	2.7	0.3	—	mA
			4.5	1.1	—	
I <sub>OL</sub>	Low-Level Output Current (D <sub>out</sub> )	V <sub>out</sub> = 0.5 V	2.7	1.0	—	mA
			4.5	1.8	—	
I <sub>SS</sub>	Quiescent Supply Current (per Package)	I <sub>out</sub> = 0 μA, All DAC Outputs = Zero	2.7	—	1.25	mA
			4.5	—	2.10	
		5.5	—	2.50		
		I <sub>out</sub> = 0 μA, All DAC Outputs = Full Scale	5.5	—	30	μA
I <sub>in</sub>	Input Leakage Current (D <sub>in</sub> , $\overline{\text{ENB}}$ , CLK)	V <sub>in</sub> = V <sub>DD</sub> or 0 V	5.5	—	1	μA
V <sub>nonl</sub>	Integral Nonlinearity (R <sub>n</sub> Out)	See Figure 1	—	- 1 1/4	1/4	LSB
V <sub>step</sub>	Differential Nonlinearity (R <sub>n</sub> Out)	See Figure 2	—	- 3/4	3/4	LSB
V <sub>offset</sub>	Offset from V <sub>SS</sub>	D <sub>in</sub> = \$00, See Figure 1	—	1/4	1 3/4	LSB

**SWITCHING CHARACTERISTICS**


(V<sub>DD</sub> = 2.7 to 5.5 V, Voltages referenced to V<sub>SS</sub>, T<sub>A</sub> = - 40 to 85°C, C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 20 ns unless otherwise indicated)

Symbol	Parameter	Min	Max	Unit
t <sub>wH</sub>	Positive Pulse Width, CLK (Figures 3 and 4)	166	—	ns
t <sub>wL</sub>	Negative Pulse Width, CLK (Figures 3 and 4)	166	—	ns
t <sub>su</sub>	Setup Time, $\overline{\text{ENB}}$ to CLK (Figures 3 and 4)	135	—	ns
t <sub>su</sub>	Setup Time, D <sub>in</sub> to CLK (Figures 3 and 4)	55	—	ns
t <sub>h</sub>	Hold Time, CLK to $\overline{\text{ENB}}$ (Figures 3 and 4)	135	—	ns
t <sub>h</sub>	Hold Time, CLK to D <sub>in</sub> (Figures 3 and 4)	55	—	ns
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Times, CLK	—	100	μs
C <sub>in</sub>	Input Capacitance	—	10	pF
f <sub>clk</sub>	Serial Data Clock Frequency (Refer to t <sub>wH</sub> and t <sub>wL</sub> Above) (Figures 3 and 4)	dc	3	MHz



**LINEARITY ERROR** (integral nonlinearity). A measure of how straight a device's transfer function is, it indicates the worst-case deviation of linearity of the actual transfer function from the best-fit straight line. It is normally specified in parts of an LSB.

**Figure 1. D/A Transfer Function**



**Figure 2. Definition of Step Size Variance (Differential Nonlinearity)**




Figure 3. Serial Input, Positive Clock




Figure 4. Serial Input, Negative Clock

## PIN DESCRIPTIONS

### INPUTS

#### **D<sub>in</sub>** **Data Input**

Four 6-bit words are entered serially, MSB first, into the digital data input, D<sub>in</sub>.

The last 6-bit word shifted in determines the output level of pin R1 Out. The next-to-last 6-bit word affects pin R2 Out, etc.

#### **$\overline{\text{ENB}}$** **Negative Logic Enable**

The  $\overline{\text{ENB}}$  pin must be low (active) during the serial load. On the low-to-high transition of  $\overline{\text{ENB}}$ , data contained in the shift register is loaded into the latch.

#### **CLK** **Shift Register Clock**

Data is shifted into the register on the high-to-low transition of CLK. CLK is fed into the D-input of a transparent latch, which is used for inhibiting the clocking of the shift register when  $\overline{\text{ENB}}$  is high.

The MC144112 usually uses 24 CLK cycles. See Table 1 for additional information.

### OUTPUTS

#### **D<sub>out</sub>** **Data Output**

The digital data output is primarily used for cascading the DACs and may be fed into D<sub>in</sub> of the next stage.

If not used, the output should be floated.

#### **R1 Out through R4 Out** **Resistor Network Outputs**

These are the R-2R resistor network outputs. These outputs may be fed to high-impedance loads. The R value of the resistor network ranges from 7 to 15 k $\Omega$ .

If not used, an output should be floated.

### SUPPLY PINS

#### **V<sub>SS</sub>** **Negative Supply Voltage**

This pin is usually ground.

#### **V<sub>DD</sub>** **Positive Supply Voltage**

The voltage applied to this pin determines the analog output swing. The DAC output voltage range is from approximately V<sub>SS</sub> to V<sub>DD</sub>.

## APPLICATIONS INFORMATION

For those applications where supply current is critical, any unused DAC channels should be programmed for full-scale output. The unused outputs are floated (no connects).

For example, with a 4.5 V supply, the worst case current when all DACs are programmed for zero output is 2.1 mA. This is 2.1 mA for the package; each DAC is drawing 1/4 of this, or 525  $\mu\text{A}$ . If only two channels are needed, minimum supply current is achieved by programming the two unused channels to full-scale output (all ones). In this case, the worst case supply current is approximately two times 525  $\mu\text{A}$ , or 1.05 mA.


**Table 1. Number of Channels vs Clocks Required**

Number of Channels Required	Minimum Number of Clock Cycles*	Outputs Used
1	6	R1 Out
2	12	R1 Out, R2 Out
3	18	R1 Out, R2 Out, R3 Out
4	24	R1 Out, R2 Out, R3 Out, R4 Out

\* Additional clock cycles can be used, with the leading extra bits being don't cares. For example, eight clocks can be used if one channel is needed. The first two bits are don't cares; the last six bits determine the DAC output.

# PACKAGE DIMENSIONS

## D SUFFIX SOG (SMALL OUTLINE GULL-WING) PACKAGE CASE 751A-03



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.299	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

### How to reach us:

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

**JAPAN:** Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,  
4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

**Mfax™:** RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609  
Motorola Fax Back System – US & Canada ONLY 1-800-774-1848  
– http://sps.motorola.com/mfax/

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

**HOME PAGE:** http://motorola.com/sps/

**CUSTOMER FOCUS CENTER:** 1-800-521-6274



MC144112/D