HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS

SEMICONDUCTOR TECHNICAL DATA


FTA SUFFIX PLASTIC PACKAGE

CASE 932
(Thin QFP)

ORDERING INFORMATION

| Device | Operating <br> Temperature Range | Package |
| :---: | :---: | :---: |
| MC34058FTA | $T_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | TQFP-48 |
| MC34059FTA |  |  |

Representative Block Diagram


## MC34058 MC34059

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | $-0.5,7.0$ | Vdc |
| Input Voltage (Driver Data, Enables) | $\mathrm{V}_{\text {in }}$ | 7.0 | Vdc |
| Applied Driver Output Voltage When in Three-State <br> Condition (VCC $=5.0 \mathrm{~V})$ | $\mathrm{V}_{\mathrm{Z}}$ | $-10,14$ | Vdc |
| Applied Driver Output Voltage When $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{X}}$ | $\pm 14$ | Vdc |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ | Self Limiting | - |
| Storage Temperature | $\mathrm{T}_{\text {Stg }}$ | $-65,150$ | ${ }^{\circ} \mathrm{C}$ |

NOTE: Devices should not be operated at these limits. The "Recommended Operating Conditions" provides for actual device operation.

RECOMMENDED OPERATING CONDITIONS (All limits are not necessarily functional concurrently.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | Vdc |
| Input Voltage (All Inputs Except Receiver Inputs) | $\mathrm{V}_{\text {in }}$ | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ |  |
| Driver Output Voltage in Three-State Condition, <br> Receiver Inputs, or When $\mathrm{V}_{\mathrm{CC}}=0$ V | $\mathrm{V}_{\mathrm{CM}}$ | -7.0 | - | 12 |  |
| Driver Output Current (Normal Data Transmission) | $\mathrm{IO}_{\mathrm{O}}$ | -60 | $V_{d c}$ |  |  |
| Operating Ambient Temperature | $\mathrm{TA}_{\mathrm{A}}$ | 0 | - | 60 | mA |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |

DRIVER CHARACTERISTICS


RECEIVER CHARACTERISTICS

| Input Threshold $\begin{aligned} & \mathrm{R}_{\mathrm{O}}=\text { High } \\ & \mathrm{R}_{\mathrm{O}}=\mathrm{Low} \end{aligned}$ <br> Input Loading (Driver Disabled) <br> Hysteresis | $\mathrm{V}_{\mathrm{th}}$ $\mathrm{V}_{\mathrm{H}}$ | $-$ | $\begin{gathered} - \\ - \\ 0.36 \\ 100 \end{gathered}$ | $\begin{gathered} 200 \\ - \\ 1.0 \end{gathered}$ | mVdc <br> U.L. <br> mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage High $(\mathrm{l} \mathrm{OH}=-400 \mu \mathrm{~A})$ <br>  Low $(\mathrm{l} \mathrm{OL}=4.0 \mathrm{~mA})$ | VOHR <br> VOLR | 2.4 - | - | $\overline{0.4}$ | Vdc |
| Output Short Circuit Current <br> Output Leakage Current When in Three-State Mode | $\begin{aligned} & \hline \text { IOSR } \\ & \text { loLKR } \\ & \hline \end{aligned}$ | - | $45$ | $\begin{aligned} & 85 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |

NOTE: 1. Input switched from low to high.

ELECTRICAL CHARACTERISTICS (continued) $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MISCELLANEOUS |  |  |  |  |  |
| Enable Inputs <br> Low Level Voltage <br> High Level Voltage <br> Clamp Voltage ( $\mathrm{l}_{\mathrm{in}}=-18 \mathrm{~mA}$ ) | $\begin{aligned} & \mathrm{V}_{\text {ILE }} \\ & \mathrm{V}_{\text {IHE }} \\ & \mathrm{V}_{\text {IKE }} \end{aligned}$ | $\begin{gathered} 0 \\ 2.0 \\ -1.5 \end{gathered}$ | - | $\begin{gathered} 0.8 \\ \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | Vdc |
| Power Supply Current (Total Package, All Outputs Open, Enabled or Disabled) | ICC | - | 18 | 28 | mA |
| Thermal Shutdown Output Voltage High Low | VOHT <br> $\mathrm{V}_{\text {OLT }}$ | $\begin{gathered} 2.4 \\ 0 \end{gathered}$ | - | $\overline{-}$ | Vdc |

TIMING CHARACTERISTICS - DRIVER

| ```Propagation Delay - Input to Single Ended Output Input to Output - Low-to-High Input to Output - High-to-Low``` | $\begin{aligned} & \text { tPLH } \\ & \text { tPHD } \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay - Input to Differential Output <br> Input Low-to-High <br> Input High-to-Low | tpLHD <br> tpHLD | - | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns |
| Differential Output Transition Time | tDR, tDF | - | 9.0 | 10.7 | ns |
| Skew Timing <br> \|tPLHD - tPHLD| for Each Driver <br> Maximum - Minimum tplHD Within a Package <br> Maximum - Minimum tpHLD Within a Package | $\begin{aligned} & \text { tSK1 } \\ & \text { tSK2 } \\ & \text { tSK3 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 0.1 \\ - \end{gathered}$ | $\begin{gathered} - \\ 8.0 \\ 6.0 \end{gathered}$ | ns |
| Skew Timing <br> \|tpLHD - tpHLD| for Each Driver <br> Propagation Delay Difference Between Any Two Drivers (Same Package or Different Packages at Same $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}}$ ) | $\begin{aligned} & \text { tSK7 } \\ & \text { tSK8 } \end{aligned}$ | 0 | $\begin{gathered} 0.1 \\ <4.0 \end{gathered}$ | - | ns |
| Enable Timing <br> Single Ended Outputs Enable to Active High Output Enable to Active Low Output Active High to Disable Active Low to Disable Differential Outputs Enable to Active Output Enable to Three-State Output | tpZH <br> tPZL <br> tPHZ <br> tPLZ <br> tPZD <br> tpDZ | - | $\begin{aligned} & 15 \\ & 25 \\ & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 25 \\ & 25 \\ & 40 \\ & 25 \end{aligned}$ | ns |

TIMING CHARACTERISTICS - RECEIVER

| Propagation Delay Input to Output - Low-to-High Input to Output - High-to-Low | tpLHR <br> tpHLR | - | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Skew Timing <br> \|tpLHR - tphLR| for Each Receiver <br> Maximum - Minimum tpLHR Within a Package <br> Maximum - Minimum tPHLR Within a Package | $\begin{aligned} & \text { tSK4 } \\ & \text { tSK5 } \\ & \text { tSK6 } \\ & \hline \end{aligned}$ | 0 0 0 | $1.0$ | $\begin{gathered} - \\ 3.0 \\ 3.0 \end{gathered}$ | ns |
| Skew Timing <br> Propagation Delay Difference Between Any Two Receivers in Different Packages at Same $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}}$ (MC34059 Only) | tSK9 | - | <5.0 | - | ns |
| Enable Timing Single Ended Outputs Enable to Active High Output Enable to Active Low Output Active High to Disable Active Low to Disable | tpZHR <br> tpZLR <br> tpHZR <br> tpLZR | - - - | $\begin{aligned} & 15 \\ & 25 \\ & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 22 \\ & 30 \\ & 25 \\ & 25 \end{aligned}$ | ns |

## MC34058 MC34059

Block Diagram and Pinout


PINOUT SUMMARY

| OA | NonInverting Output/Input | DE | Driver Enable, Active High (TTL) |
| :--- | :--- | :---: | :--- |
| OB | Inverting Output/Input | RE | Receiver Enable, Active Low (TTL) |
| DR | Driver Input/Receiver Output (TTL) | TSD | Thermal Shutdown Indicator |
| DI6 | \#6 Driver Input (TTL) | VCC | Connect 4 Pins to 5.0 V, $\pm 10 \%$ |
| RO6 | \#6 Receiver Output (TTL) | Gnd | Connect 12 Pins to Circuit Ground |

## MC34058 MC34059

Figure 1. VOD and VOS Test Circuit


Figure 2. $V_{O D}$ and $V_{C M}$ Test Circuit


Figure 3. VOD AC Test Conditions


Figure 4. $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}} \mathrm{AC}$ Test Conditions


Figure 5. $\mathrm{V}_{\mathrm{OH}}$ versus $\mathrm{IOH}_{\mathrm{OH}}$


Figure 7. VOD versus IOL


## Description

The MC34058/9 is a differential line driver designed to comply with EIA-485 Standard for use in balanced digital multipoint systems containing multiple drivers. The drivers also comply with EIA-422-A and CCITT Recommendations V. 11 and X.27. Positive and negative current limiting of the drivers meet the EIA-485 requirement for protection from damage in the event that two or more drivers try to transmit simultaneously on the same cable. Data rates in excess of 10 MBPS are possible, depending on the cable length and cable characteristics. Only a single power supply, 5.0 V $\pm 10 \%$ is required.

## Driver Inputs

The driver inputs and enable logic determine the state of the outputs in accordance with Table 1. The driver inputs have

Figure 6. VOL versus IOL


Figure 8. Input Characteristics of OAX and OAB

a nominal threshold of 1.2 V , and the voltage must be kept within the range of 0 V to $\mathrm{V}_{\mathrm{CC}}$ for proper operation. If the voltage is taken more than 0.5 V below ground or above $\mathrm{V}_{\mathrm{CC}}$, excessive currents will flow and proper operation of the drivers will be affected. An open Pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The inputs are TTL type and their characteristics are unchanged by the state of the enable pins.

## Driver Outputs

Each output (when active) will be a low or a high voltage, depending on the input state and the load current (see Tables 1, 2 and Figures 2 and 3). The graphs apply to each driver, regardless of how many other drivers within the package are supplying load current.

## MC34058 MC34059

Table 1. Driver Truth Table

| Driver Data Inputs | Enables |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DEX | REX | OAX | OBX |
|  | H | H | H | L |
| X | H | H | L | H |
| X | L | H | Z | Z |
| L | L | Not Defined | Not Defined |  |

The outputs will be in a high impedance state when:
a) The Enable inputs are set according to Table 1;
b) The junction temperature exceeds the trip point of the thermal shutdown circuit. When in this condition, the output's source and sink capability are shut off, and a leakage current of less than $20 \mu \mathrm{~A}$ will flow. Disabled outputs may be taken to any voltage between -7.0 V and 12 V without damage to internal circuitry.

The drivers are protected from short circuits by two methods:
a) Current limiting is provided at each output, in both the source and sink direction, for shorts to any voltage within the 12 V to -7.0 V range, with respect to circuit ground. The short circuit current will flow until the fault is removed, or until the thermal shutdown activates. The current limiting circuit has a negative temperature coefficient and requires no resetting upon removal of the fault condition.
b) A thermal shutdown circuit disables the outputs when the junction temperature reaches $+150^{\circ} \mathrm{C}, \pm 20^{\circ} \mathrm{C}$. The thermal shutdown circuit has a hysteresis of $\sim 12^{\circ} \mathrm{C}$ to prevent oscillations. When this circuit activates, the output stage of each driver is put into the high impedance mode, thereby shutting off the output currents. However, the remainder of the internal circuitry remains biased and the outputs will become active once again as the IC cools down

## Receiver Inputs

The receiver inputs and enable logic determine the state of the receiver outputs in accordance with Table 2. Each receiver input pair has a nominal differential threshold of at most 200 mV (Pin OAX with respect to OBX) and a common mode voltage range of -7.0 V and 12 V must be maintained for proper operation. A nominal hysteresis of 100 mV is typical. The receiver input characteristics are shown in Figure 8. When the inputs are in the high impedance state, they remain capable of the common mode voltage range of -7.0 V to 12 V .

## Receiver Outputs

The receiver outputs are TTL type outputs and act in accordance with Table 2.

## Enable Logic

Each driver output is active when the Driver Enable input is true according to Table 1. Each receiver output is active when the Receiver Enable input is true according to Table 2.

The Enable inputs have a nominal threshold of 1.2 V and their voltage must be kept within the range of 0 V and $\mathrm{V}_{\mathrm{CC}}$ for proper operation. If the voltage is taken more than 0.5 V below ground or above $\mathrm{V}_{\mathrm{CC}}$, excessive currents will flow and proper operation of the drivers will be affected. An open pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The enable inputs are TTL compatible. Since the same pins are used for driver input and receiver output, care must be taken to make sure that DEX and REX are not both enabled. This may result in corruption of both the transmitted and received data.

Table 2. Receiver Truth Table

| Receiver Data Inputs | Enables |  | Outputs |
| :---: | :---: | :---: | :---: |
| OAX-OBX | DEX | REX | DRX |
| $\geq+200 \mathrm{mV}$ | L | L | H |
| $\leq-200 \mathrm{mV}$ | L | L | L |
| X | L | H | Z |
| X | H | L | Not Defined |

## APPLICATIONS

The MC34058/9 was designed to meet EIA/TIA-422 and EIA/TIA-485 standards. EIA/TIA-422 specifies balanced point-to-point transmission with the provision for multiple receivers on the line. EIA/TIA-485 specifies balanced
point-to-point transmission and allows for multiple drivers and receivers on the line. Refer to EIA/TIA documents for more details. Figure 9 shows a typical EIA/TIA-422 example. Figure 10 shows a typical EIA/TIA-485 example.

Figure 9. Typical EIA/TIA-422 Application


## MC34058 MC34059

Figure 10. Typical EIA/TIA-485 Application


EIA/TIA-422 specifications require the ability to drive at least 10 receivers of input impedance of greater than or equal to $4.0 \mathrm{~K} \Omega$ plus the $100 \Omega$ termination resistor. This protocol was intended for unidirectional transmission. EIA/TIA-485 is capable of bidirectional transmission by allowing multiple drivers and receivers on the same twisted pair segment. The loading of the twisted pair segment can be up to 32 Unit Loads (U.L.) plus the two $120 \Omega$ terminating resistors. The U.L. definition is shown in Figure 11.

Figure 11. TIA/EIA-485 Unit Load Definition


## Calculating Power Dissipation for the MC34058/9 Hex-Transceiver.

The operational temperature range is listed as $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ to satisfy both EIA/TIA-485 and EIA/TIA-422 specifications. However, a lower ambient temperature may be required depending on the specific board layout and/or application.

Using a first order approximation for heat transfer, the maximum power which may be dissipated by the package is determined by (see Appendix A for more details);

$$
\begin{equation*}
P_{D \max }=\frac{{ }^{T_{J m a x}}-\mathrm{T}_{\mathrm{A}}}{\theta j \mathrm{a}} \tag{1}
\end{equation*}
$$

where:
日ja = package thermal resistance (see Appendix A)
TJmax $=$ Maximum Junction Temperature. Since the thermal shutdown feature has a trip point of $150^{\circ} \mathrm{C} \pm 20^{\circ}$,
$\mathrm{T}_{\mathrm{Jmax}}$ is selected to be $+130^{\circ} \mathrm{C}$.
$\mathrm{T}_{\mathrm{A}}=$ Ambient Operating Temperature.
The power generated within the package is then;
$\mathrm{PD}=\left\{\left[\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}_{1}}\right) \cdot \mathrm{I}_{\mathrm{OH}}^{1} 1\right]+\mathrm{V}_{\mathrm{OL}_{1}} \cdot \mathrm{I}^{\mathrm{OL}}{ }_{1}\right\}+.$.
(each_driver).. $+\left\{\left[\left(\mathrm{v}_{\mathrm{CC}}-\mathrm{v}_{\mathrm{OH}_{6}}\right) \cdot \mathrm{I}_{\mathrm{OH}_{6}}\right]+\right.$
$\left.\mathrm{v}_{\mathrm{OL}_{6}} \cdot \mathrm{I}_{\mathrm{OL}_{6}}\right\}+\mathrm{v}_{\mathrm{CC}} \cdot \mathrm{I}_{\mathrm{CCQ}}$
As indicated in the equation, the part of Equation 2 consisting of $\mathrm{I}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OL}}$ must be calculated for each of the drivers and summed for the total power dissipation estimate. The last term can be considered the quiescent power required to keep the IC operational and is measured with the drivers idle and unloaded. The $\mathrm{V}_{\mathrm{OH}}$ and VOL terms can be determined from the output current versus output voltage curves which provide driver output characteristics.

Example 1 estimates thermal performance based on current requirements.

## MC34058 MC34059

## Example 1. Balanced and Unbalanced Operation

$\mathrm{IOL}=50 \mathrm{~mA}$ and $\mathrm{I} \mathrm{OH}= \pm 50 \mathrm{~mA}$ for each driver. $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
How many drivers can be used? (Typical power supply current ICCQ $=18 \mathrm{~mA}$.)
Solution:
ICCQ $=0.018 \mathrm{~A}$
The quiescent power is given by: $\mathrm{PQ}={ }^{\mathrm{I}}{ }_{\mathrm{CCQ}} \cdot \mathrm{V}_{\mathrm{CC}}$, and is equal to $\mathrm{PQ}=0.09 \mathrm{~W}$.

## Balanced Operation:

To determine the amount of power dissipated by each output stage we need to know the differential output voltage for the output current required. Figure 7 shows that for $\mathrm{IOH}_{\mathrm{OH}}$ and IOL differential of $50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ODH}}$ and $\mathrm{V}_{\text {ODL }}$ are:

$$
\mathrm{V}_{\mathrm{OD}}=|3.0|, \text { and } \mathrm{I}_{\mathrm{OL}}=\|_{\mathrm{OH}} \mid=\mathrm{I}_{\mathrm{Out}}=0.050 \mathrm{~A} .
$$

And the power dissipated by each driver is given by;
$P_{\text {DrvB }}=I_{\text {Out }} \cdot\left(V_{C C}-V_{O D}\right)$ and equal to
$P_{\text {DrvB }}=0.10 \mathrm{~W}$.

## Unbalanced Operation:

To determine the amount of power dissipated by each output stage we need to know the single-ended output voltage for the output current required. Figures 5 and 6 shows that for an IOH and IOL of $\pm 50 \mathrm{~mA}$,

$$
\mathrm{V}_{\mathrm{OH}}=3.9 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{OL}}=0.895 \mathrm{~V}
$$

And the power dissipated by each driver is calculated by;
$\mathrm{P}_{\text {DrvU }}=\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right) \cdot\left|\mathrm{I}_{\mathrm{OH}}\right|+\mathrm{V}_{\mathrm{OL}} \cdot{ }^{\mathrm{I}} \mathrm{OL}$ and equal to

$$
\mathrm{P}_{\mathrm{DrvU}}=0.10 \mathrm{~W}
$$

(For this example, balanced operation is assumed.)
Summing the quiescent and driver power for 6 transceivers operating in a package produces;

$$
\text { PDTotal }=\mathrm{PQ}+6 \cdot \text { PDrvB, and equal to PDTotal }=0.69 \mathrm{~W} .
$$

For the MC34058/9, the thermal resistance is capable of a wide range. The ability of the package to dissipate power depends on board type and temperature, layout and ambient temperature (see Appendix A). For the purposes of this example the thermal resistance can range from $40^{\circ} \mathrm{C} / \mathrm{W}$ to $100^{\circ} \mathrm{C} / \mathrm{W}$;

$$
\theta j a=j, j=40,60, . .100^{\circ} \mathrm{C} / \mathrm{W} .
$$

Varying the ambient operating temperature $\mathrm{T}_{\mathrm{A}}=25,30, . .85^{\circ} \mathrm{C}$; specifying a maximum junction temperature to avoid thermal shutdown $\mathrm{T}_{\mathrm{Jmax}}=130^{\circ} \mathrm{C}$; and using the first order approximation for maximum power dissipation;

$$
\mathrm{P}_{\operatorname{Dmax}(\theta \mathrm{ja})}, \mathrm{T}_{\mathrm{A}}=\frac{\mathrm{T}_{\mathrm{Jmax}}{ }^{-\mathrm{T}_{\mathrm{A}}}}{\theta \mathrm{ja}}
$$

produces a set curves that can be used to determine a Safe Operating Area for the specific application. PDTotal is graphed with PDmax to provide a reference.

## Graph of Maximum Power Dissipation Possible for a Particular $\theta$ ja and Ambient Temperature



[^0]So all the drivers in the package can be used if the thermal resistance and/or the ambient temperature is low enough.

## MC34058 MC34059

## Appendix A. Optimizing the Thermal Performance of the MC34058/9

Figure 12. Electrical Model of Package Heat Transfer


An equivalent electrical circuit for the thermal model for the MC34058/9 package is shown in Figure 12. It is a simplified model that shows the dominant means of heat transfer from the thermally enhanced 48-ld package used for the MC34058/9. The model is a first order approximation and is intended to emphasize the need to consider thermal issues when designing the IC into any system. It is however customary to use similar models and Equation 1 to estimate device junction temperatures.
Equation 1 is the common means of using the thermal resistance of a package to estimate junction temperature in a particular system.

$$
\begin{equation*}
T_{J}=\left(P_{D} \cdot \theta j x\right)+T_{A} \tag{1}
\end{equation*}
$$

The term $\theta j \mathrm{x}$ in Equation 1 is usually quoted as a øja value in ${ }^{\circ} \mathrm{C} /$ Watt. However, since the 48 -Id package for the MC34058/9 has been thermally enhanced to take advantage of other heat sinking potentials, it must be modified. $\theta j \mathrm{x}$ must actually be considered a composite of all the heat transfer paths from the chip. That is, the three dominant and parallel paths shown in Figure 12. Of those three paths, potentially the most effective is the corner package leads. This is because these corner leads have been attached to the flag on which the silicon die is situated. These pins can be connected to circuit board ground to provide a more efficient conduction path for internal package heat. This path is modeled as the Rjl (junction-to-leads) and RIb
(leads-to-board) combination in Figure 12. This path provides the most effective way of removing heat from the device provided that there is a viable temperature potential (i.e. heat sinking source) to conduct towards. However, if it is not properly considered in the system design, the other paths, (Rjcd + Rcdb) and (Rjcu + Rca) attain greater importance and must be more carefully considered.

So Equation 1, modified to reflect a more complete heat transfer model becomes;

$$
\begin{align*}
& \mathrm{T}_{J}=\mathrm{T}_{\mathrm{A}} \cdot \frac{\left(\frac{1}{\frac{1}{R j c d}+\frac{1}{\mathrm{Rjlb}}}\right)}{\left[\frac{1}{\frac{1}{R j c d}+\frac{1}{R j \mathrm{lb}}}\right)+\text { Rjca }}+\ldots  \tag{2}\\
& \ldots \mathrm{T}_{\mathrm{B}} \cdot \frac{R \mathrm{Rjca}}{\left(\frac{1}{\frac{1}{R j c d}+\frac{1}{R j l b}}\right)+\text { Rjca }}+\text { PDISS } \cdot \theta j \mathrm{ja}
\end{align*}
$$

where;
$\mathrm{T}_{\mathrm{J}}=$ Junction Temperature
$\mathrm{T}_{\mathrm{A}}$ = Ambient Temperature
TB = Board Temperature
PDISS = Device Power
and $\theta \mathrm{ja}=$ Total Thermal Resistance and is composed the parallel combination of all the heat transfer paths from the package.
While Equation 2 is still only a first order approximation of the heat transfer paths of the MC34058/9, at least now it includes consideration for the most effective heat transfer path for the MC34058/9; the board to which the device is soldered. The modified equation also better serves to explain how external variables, namely the board and ambient temperatures, affect the thermal performance of the MC34058/9.

Methods of removing heat via the flag connected pins can be classified into two means; conduction and convection Radiation is omitted as the contribution is small compared to the other means. Conduction is by far the best method to draw heat away from the MC34058/9 package. This is best accomplished by using a multilayer board with generous ground plane. In this case, the flag connected pins can be connected directly to the ground plane to maximize the heat transfer from the package. Figure 13 shows the results of thermal measurements of a board with an external ground plane (the actual ground area was approximately $61 / 4 \mathrm{in} 2$ ). The thermal leads are connected to the board ground plane per the recommended strategy

Figure 13. Thermal Resistance ( $\theta \mathrm{j} a$ ) for Board with Large External Ground Plane

$\theta \mathrm{jc}$ for the package on this board is $25 \pm 20 \%$ depending on the location of the package on the board.

Figure 14B. Layout Used for Thermal Resistance Measurements in Figure 14A


Figure 14A on the other hand shows the result of a single layer board without an internal ground plane. The graphs show that even though there are radiators of substantial area surrounding the package, substantial degredation of thermal performance is evident (Figure 14B shows the layout used for the measurements in Figure 14A). Comparing Figures 13 and 14A shows almost a $2: 1$ improvement for the strategy involving the external ground plane.

It is clear from Figures 13, 14A and Example 1, that if an application is to use all the device drivers, preparations to assure adequate thermal performance of the system must be taken.

Figure 14A. Thermal Resistance ( $\theta \mathrm{ja}$ ) for Board Without Ground Plane


* Masked radiators were covered by a solder mask. Exposed radiators were bare copper.

Figure 15. Placement of Thermal Vias to Enhance Heat Transfer to Ground Plane


If an extensive external ground plane is unavailable, and only an internal ground plane is available, the thermal performance of the device can still be improved by providing thermal vias to connect the radiators to the internal ground plane. Figure 15 shows a proposed scheme for thermal vias (contact board manufactures for specifics about the thermal performance of their products and possible enhancements).

The thermal resistance for this structure on 1.0 oz . Copper connecting each of the four radiators to an internal ground plane and provide an estimated thermal resistance of approximately $5.0^{\circ} \mathrm{C} / \mathrm{W}$. The vias used in the estimate had 80 mil diameters, on 100 mil centers and a 1.0 mil copper thickness.


USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298


[^0]:    * Safe Operating Area (SOA), is an operating power, $\mathrm{P}_{\text {DTotal }}$, less than $\mathrm{P}_{\text {Dmax. }}$

