Order this document by MC44824/D



# MC44824/25

# PLL Tuning Circuits with I<sup>2</sup>C Bus

The MC44824/25 are tuning circuits for TV and VCR tuner applications. They contain on one chip all the functions required for PLL control of a VCO. The integrated circuits also contain a high frequency prescaler and thus can handle frequencies up to 1.3 GHz.

The MC44824/25 are manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAIC<sup>™</sup> (Motorola Oxide Self Aligned Implanted Circuits).


- Complete Single Chip System for MPU Control (I<sup>2</sup>C Bus). Data and Clock Inputs are 3–Wire Bus Compatible
- Divide-by-8 Prescaler Accepts Frequencies up to 1.3 GHz
- 15 Bit Programmable Divider
- Reference Divider: Programmable for Division Ratios 512 and 1024
- 3-State Phase/Frequency Comparator
- 4 Programmable Chip Addresses
- 3 Output Buffers (MC44824) respectively 5 Output Buffers (MC44825) for 10 mA/15 V
- Operational Amplifier for use with External NPN Transistor
- SO-14 Package for MC44824 and SO-16 for MC44825
- High Sensitivity Preamplifier
- Fully ESD Protected


MOSAIC is a trademark of Motorola, Inc.

#### **ORDERING INFORMATION**

Device	Operating Temperature Range	Package
MC44824D		SO-14
MC44825D	$T_{A} = -20^{\circ} \text{ to } + 80^{\circ}\text{C}$	SO-16


TV AND VCR PLL TUNING CIRCUITS WITH 1.3 GHz PRESCALER AND I<sup>2</sup>C BUS





© Motorola, Inc. 1996

## **Representative Block Diagram**



This device contains 3,204 active transistors.

### **PIN FUNCTION DESCRIPTION**

Pin			
MC44824	MC44825	Symbol	Description
1	1	PD	Input of tuning voltage amplifier
2	2	XTAL1	First crystal input is the active pin at the oscillators
3	3	XTAL2	Second crystal input is the internal ground
4	4	SDA	Data input
5	5	SCL	Clock input of the I <sup>2</sup> C bus
6, 8, 9	-	B <sub>7</sub> , B <sub>2</sub> , B <sub>1</sub>	Band buffer (open collector) outputs for up to 10 mA
-	6, 7, 9, 10, 11	B <sub>7</sub> , B <sub>4</sub> , B <sub>2</sub> , B <sub>1</sub> , B <sub>0</sub>	Band buffer (open collector) outputs for up to 10 mA
7	8	CA	Chip address selection pin
10	12	Vcc	Supply voltage, typical 5.0 V
11, 12	13, 14	HF1/HF2	Symmetric HF inputs from local oscillator
13	15	GND	Ground
14	16	UD	Output of the tuning voltage amplifier. Needs an external NPN with pull–up resistor to drive the varicaps

# **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C, unless otherwise noted.)

	P	in		
Rating	MC44824	MC44825	Value	Unit
Power Supply Voltage (V <sub>CC</sub> )	10	12	6.0	V
Band Buffer "Off" Voltage	6, 8, 9	6, 7, 9, 10, 11	15	V
Band Buffer "On" Current	6, 8, 9	6, 7, 9, 10, 11	15	mA
Storage Temperature	-	-	-65 to +150	°C
Operating Temperature Range	_	-	-20 to +80	°C
RF Input Level (10 MHz to 1.3 GHz)	11, 12	13, 14	1.5	Vrms


# **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C, unless otherwise noted.)

	Pin					
Characteristic	MC44824	MC44825	Min	Тур	Max	Unit
V <sub>CC</sub> Supply Voltage Range	10	12	4.5	5.0	5.5	V
V <sub>CC</sub> Supply Current (V <sub>CC</sub> = 5.0 V)	10	12	-	40	55	mA
Band Buffer Leakage Current when "Off" at 12 V	6, 8, 9	6, 7, 9, 10, 11	-	0.01	1.0	μΑ
Band Buffer Saturation Voltage when "On" at 10 mA	6, 8, 9	6, 7, 9, 10, 11	-	1.6	1.8	V
Data Saturation Voltage at 15 mA Acknowledge "On"	4	4	_	-	1.0	V
Data/Clock/Enable Current at 0 V	4, 5	4, 5	-10	-	0	μΑ
Data/Clock/Enable Current at 5.0 V	4, 5	4, 5	0	-	1.0	μΑ
Data/Clock/Enable Input Voltage Low	4, 5	4, 5	-	-	1.5	V
Data/Clock/Enable Input Voltage High	4, 5	4, 5	3.0	-	-	V
Clock Frequency Range	5	5	-	-	100	kHz
Oscillator Frequency Range	2, 3	2, 3	3.15	3.2	4.05	MHz
Operational Amplifier Input Current	1	1	-15	0	15	nA
Phase Detector Current in High Impedance State	1	1	-15	0	15	nA
Charge Pump Current of Phase Comparator, $T_{14} = 0$	1	1	30	40	60	μΑ
Charge Pump Current of Phase Comparator, T <sub>14</sub> = 1	1	1	100	125	200	μΑ

# HF CHARACTERISTICS (See Figure NO TAG)


	Pin					
Characteristic	MC44824	MC44825	Min	Тур	Max	Unit
DC Bias	11, 12	13, 14	-	1.6	-	V
Input Voltage Range						mVrms
80–150 MHz	11, 12	13, 14	10	-	315	
150–600 MHz	11, 12	13, 14	5.0	-	315	
600–950 MHz	11, 12	13, 14	10	-	315	
950–1300 MHz	11, 12	13, 14	50	-	315	

Figure 1. HF Sensitivity Test Circuit



Device is in test mode. B<sub>2</sub> and B<sub>7</sub> are "On". Sensitivity is level of HF generator on 50  $\Omega$  load.

#### Figure 2. Typical HF Input Impedance



#### **Data Format and Bus Receiver**

The circuit receives the information for tuning and control via the  $I^2C$  bus. The incoming information, consisting of a chip address byte followed by two or four data bytes, is treated in the  $I^2C$  bus receiver. The definition of the permissible bus protocol is shown below:

1_STA	CA	CO	ΒA	STO		
2_STA	CA	FM	FL	STO		
3_STA	CA	СО	BA	FM	FL	STO

4\_STA CA FM FL CO BA STO STA = Start Condition STO = Stop Condition CA = Chip Address Byte CO = Data Byte for Control Information BA = Band Information FM = Data Byte for Frequency Information (MSB's)

FL = Data Byte for Frequency Information (LSB's)

Figure 3. Complete Data Transfer Process




Figure 4 shows the five bytes of information that are needed for circuit operation: there is the chip address, two bytes of control and band information and two bytes of frequency information.

After the chip address, two or four data bytes may be received: if three data bytes are received, the third data byte is ignored.

If five or more data bytes are received, the fifth and following data bytes are ignored and the last acknowledge pulse is sent at the end of the fourth data byte. The first and the third data bytes contain a function bit which allows the IC to distinguish between frequency information and control plus band information.

Frequency information is preceded by a Logic "0". If the function bit is Logic "1" the two following bytes contain control and band information. The first data byte, shifted after the chip address, may be byte CO or byte FM.

The two permissible bus protocols with five bytes are shown in Figure 4.

CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
		/////	////	////	////	////			/////
CO_Information	1	T <sub>14</sub>	T <sub>13</sub>	T <sub>12</sub>	T <sub>11</sub>	т <sub>10</sub>	Тg	T <sub>8</sub>	ACK
BA_Band Information	B <sub>7</sub>	х	х	B <sub>4</sub> *	х	B <sub>2</sub>	B <sub>1</sub>	В <sub>0</sub> *	ACK
			////	////					
FM_Frequency Information	0	N <sub>14</sub>	N <sub>13</sub>	N <sub>12</sub>	N <sub>11</sub>	N <sub>10</sub>	Ng	N <sub>8</sub>	ACK
FL_Frequency Information	N <sub>7</sub>	N <sub>6</sub>	N5	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>	ACK
CA_Chip Address	1	1	0	0	0	0/1	0/1	0	ACK
			////	////					
FM_Frequency Information	0	N <sub>14</sub>	N <sub>13</sub>	N <sub>12</sub>	N <sub>11</sub>	N <sub>10</sub>	Ng	N <sub>8</sub>	ACK
FL_Frequency Information	N <sub>7</sub>	N <sub>6</sub>	N5	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>	ACK
CO_Information	1	T <sub>14</sub>	т <sub>13</sub>	T <sub>12</sub>	T <sub>11</sub>	т <sub>10</sub>	Т9	T <sub>8</sub>	ACK
BA_Band Information	B <sub>7</sub>	х	х	B4*	х	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub> *	ACK

Figure 4. Definition of Bytes

 $^{\ast}$  B\_{0} and B\_{4} are only available on MC44825. On MC44824 this data is random.

# Chip Address

The chip address is programmable by Pin 7 (8), CA.

CA – Pin 7 (8)	Address (HEX.)
Gnd to 0.1 V <sub>CC1</sub>	C0
Open or 0.2 V <sub>CC1</sub> to 0.3 V <sub>CC1</sub>	C2
0.4 V <sub>CC1</sub> to 0.7 V <sub>CC1</sub>	C4
0.8 V <sub>CC1</sub> to 1.1 V <sub>CC1</sub>	C6

# Bits B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>4</sub>, B<sub>7</sub>: Control the Band Buffers

B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>4</sub> , B <sub>7</sub> = 0	Buffer "Off"
= 1	Buffer "On"

= 1	Buffer "C

## Bit T8: Controls the Output of the Operational Amplifier

T <sub>8</sub> = 0	Normal Operation Operational Amplifier Active
= 1	Output State of Operational Amplifier Switched "Off", Output Pulls High Through an External Pull–Up Resistor

# Bits T9, T12: Control the Phase Comparator

T <sub>9</sub>	т <sub>12</sub>	Function
1	0	Normal Operation
1	1	High Impedance
0	0	Upper Source "On" Only
0	1	Lower Source "On" Only

#### Bits T<sub>10</sub>, T<sub>11</sub>: Control the Reference Ratio

T <sub>10</sub>	т <sub>11</sub>	Division Ratio
0	0	512
0	1	512 1024 1024
1	0	1024
1	1	512

#### Bit T<sub>13</sub>: Switches the Internal Signals F<sub>ref</sub> and F<sub>BY2</sub> to the Band Buffer Outputs (Test)

$T_{13} = 0$	Normal Operation			
= 1	Test Mode			
	$F_{ref}$ Output at B7 FBY2 Output at B2			

Bits  $B_2$  and  $B_7$  have to be "Off",  $B_2 = B_7 = 0$  in the test mode.

Fref is the reference frequency.

 $\mathsf{F}_{BY2}$  is the output frequency of the programmable divider, divided by two.

#### Bit T<sub>14</sub>: Controls the Charge Pump Current of the Phase Comparator

$T_{14} = 0$	Pump Current 40 μA Typical
= 1	Pump Current 125 μA Typical

#### The Band Buffers

# BA\_Band Information

J4482	4 14	Pin ve	ersion						
B7	Х	Х	Х	Х	B <sub>2</sub>	<sup>B</sup> 1	Х	ACK	
24482	25 16	Pin ve	ersion						
B <sub>7</sub>	Х	Х	В4	Х	B <sub>2</sub>	В <sub>1</sub>	B <sub>0</sub>	ACK	
	B <sub>7</sub>	B <sub>7</sub> X 244825 16	B <sub>7</sub> X X C44825 16 Pin ve	B <sub>7</sub> X X X C44825 16 Pin version	B <sub>7</sub> X X X X C44825 16 Pin version	B <sub>7</sub> X X X X B <sub>2</sub> C44825 16 Pin version	B <sub>7</sub> X X X X B <sub>2</sub> B <sub>1</sub> C44825 16 Pin version	C44825 16 Pin version	B <sub>7</sub> X X X X B <sub>2</sub> B <sub>1</sub> X ACK C44825 16 Pin version

The band buffers are open collector buffers and are active "low" at Bn = 1. They are designed for 10 mA with a typical "On" resistance of 160  $\Omega$ . These buffers are designed to withstand relative high output voltage in the "Off" state.

B<sub>2</sub> and B<sub>7</sub> buffers may also be used to output internal IC signals (reference frequency and programmable divider output frequency divided by 2) for test purposes.

The bit  $B_2$  and/or  $B_7$  have to be zero if the buffers are used for these additional functions.

#### The Programmable Divider

The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches B. Latches B are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal.

Since latches A receive the data asynchronously with the programmable divider, this double latch scheme is needed to assure correct data transfer to the counter.

The division ratio definition is given by:

N = 16384 x N<sub>14</sub> + 8192 x N<sub>13</sub> + ... + 4 x N<sub>2</sub> + 2 x N<sub>1</sub> + N<sub>0</sub> Maximum Ratio 32767

Minimum Ratio 17

Where  $N_0 \hdots N_{14}$  are the different bits for frequency information.

The counter may be used for any ratio between 17 and 32767 and reloads correctly as long as its output frequency does not exceed 1.0 MHz.

The data transfer between latches A and B (signal TDI) is also initiated by any start condition on the  $I^2C$  bus.

At power–on, the whole bus receiver is reset and the programmable divider is set to a counting ration of N = 256 or higher.

The first I<sup>2</sup>C message must be sent only when the POWER ON RESET is completed.

#### The Prescaler

The prescaler has a preamplifier which guarantees high input sensitivity.

#### **The Phase Comparator**

The phase comparator is phase and frequency sensitive and has very low output leakage current in the high impedance state.

#### The Tuning Voltage Amplifier

The amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The tuning voltage amplifier needs an external NPN with a pull–up resistor to generate the tuning voltage.

The amplifier can be switched "Off" through bit  $T_8$ . When bit  $T_8$  is "One", the amplifier is "Off". The tuning voltage is then pulled high by the external pull–up resistor.

Figure 5 shows a possible filter arrangement. The component values depend very much on the application (tuner characteristic, reference frequency, etc.).

As a starting point for optimization, the component values in Figure 5 may be used for 7.8125 kHz reference frequency in a multiband TV tuner.


#### The Oscillator


The oscillator uses a 4.0 MHz crystal tied to ground "or between Pins 2 and 3" through a series capacitor. The crystal oscillates in its series resonance mode.

The voltage at Pin 13 XTAL1, has low amplitude and low harmonic distortion.

Pin XTAL2 is the internal ground of the oscillator; it is connected internally to ground Pin 13 (15).


## Figure 5. Typical Tuner Applications





**NOTE:**  $C_2 = 330 \text{ pF}$  minimum is required for stability.

# OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, including "Typical" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola products cate a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(A)** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employeer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



