# **BCD Up/Down Counter**

The MC14510B synchronous up/down BCD counter is constructed with MOS P–channel and N–channel enhancement mode devices in a monolithic structure. The counter consists of type D flip–flop stages with a gating structure to provide type T flip–flop capability.

This counter can be preset by applying the desired value in BCD to the Preset inputs (P1, P2, P3, P4) and then bringing the Preset Enable (PE) high. The direction of counting is controlled by applying a high (for up counting) or a low (for down counting) to the UP/DOWN input. The state of the counter changes on the positive transition of the clock input.

Cascading can be accomplished by connecting the Carry Out to the Carry In of the next stage while clocking each counter in parallel. The outputs (Q1, Q2, Q3, Q4) can be reset to a low state by applying a high to the Reset (R) pin.

This CMOS counter finds primary use in up/down and difference counting. Other applications include: (1) Frequency synthesizer applications where low power dissipation and/or high noise immunity is desired, (2) Analog–to– digital and digital–to–analog conversions, and (3) Magnitude and sign generation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Speed
- Logic Edge–Clocked Design Count Occurs on Positive Going Edge of Clock
- Asynchronous Preset Enable Operation
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range.

#### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	– 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	– 0.5 to V <sub>DD</sub> + 0.5	V
l <sub>in</sub> , l <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
ΤL	Lead Temperature (8–Second Soldering)	260	°C


\* Maximum Ratings are those values beyond which damage to the may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C **TRUTH TABLE** 


Carry In	Up/Down	Preset Enable	Reset	Clock	Action			
1	Х	0	0	Х	No Count			
0	1	0	0		Count Up			
0	0	0	0	<u> </u>	Count Down			
Х	Х	1	0	Х	Preset			
Х	Х	Х	1	Х	Reset			


X = Don't Care

NOTE: When counting up, the Carry Out signal is normally high, and is low only when Q1 and Q4 are high and Carry In is low. When counting down, Carry Out is low only when Q1 through Q4 and Carry In are low.



© Motorola, Inc. 1995





This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



ELECTRICAL CHARACTERISTICS	(Voltages Referenced to VSS)
----------------------------	------------------------------

Characteristic		Symbol	V <sub>DD</sub> Vdc	– 55°C		25°C			125°C		
				Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	VOL	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	Vон	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source	lон	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	  	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4	  	mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		l <sub>in</sub>	15	—	± 0.1	—	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	—	_	—	—	5.0	7.5	_	—	pF
Quiescent Current (Per Package)		IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)		Ч	5.0 10 15			I <sub>T</sub> = (1	.58 μA/kHz) .20 μA/kHz) .70 μA/kHz)	f + I <sub>DD</sub>			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\* The formulas given are for the typical characteristics only at 25  $^\circ\text{C}.$ 

+To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

PIN ASSIGNMENT							
PE [	1•	16	D VDD				
Q4 [	2	15	]С				
P4 [	3	14	] Q3				
P1 [	4	13	] P3				
CARRY IN	5	12	] P2				
Q1 [	6	11	] Q2				
CARRY OUT	7	10	] U/D				
v <sub>ss</sub> c	8	9	] R				

## **PIN ASSIGNMENT**

# SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C, See Figure 2)

				All Types			
Characteristic	Symbol	V <sub>DD</sub>	Min	Тур #	Max	Unit	
Output Rise and Fall Time tTLH, tTHL = (1.5 ns/pF) CL + 25 ns tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns tTLH, tTHL = (0.55 ns/pF) CL + 9.5 ns	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15		100 50 40	200 100 80	ns	
Propagation Delay Time Clock to Q tpLH, tpHL = (1.7 ns/pF) CL + 230 ns tpLH, tpHL = (0.66 ns/pF) CL + 97 ns tpLH, tpHL = (0.5 ns/pF) CL + 75 ns	<sup>t</sup> PLH, <sup>t</sup> PHL	5.0 10 15		315 130 100	630 260 200	ns	
Clock to Carry Out tpLH, tpHL = (1.7 ns/pF) CL + 230 ns tpLH, tpHL = (0.66 ns/pF) CL + 97 ns tpLH, tpHL = (0.5 ns/pF) CL + 75 ns	<sup>t</sup> PLH, <sup>t</sup> PHL	5.0 10 15		315 130 100	630 260 200	ns	
Carry In to Carry Out tpLH, tpHL = (1.7 ns/pF) CL + 230 ns tpLH, tpHL = (0.66 ns/pF) CL + 47 ns tpLH, tpHL = (0.5 ns/pF) CL + 35 ns	<sup>t</sup> PLH, <sup>t</sup> PHL	5.0 10 15		180 80 60	360 160 120	ns	
Preset or Reset to Q tpLH, tpHL = (1.7 ns/pF) CL + 230 ns tpLH, tpHL = (0.66 ns/pF) CL + 97 ns tpLH, tpHL = (0.5 ns/pF) CL + 75 ns	<sup>t</sup> PLH <sup>,</sup> <sup>t</sup> PHL	5.0 10 15		315 130 100	630 260 200	ns	
Preset or Reset to Carry Out tpLH, tpHL = (1.7 ns/pF) CL + 465 ns tpLH, tpHL = (0.66 ns/pF) CL + 192 ns tpLH, tpHL = (0.5 ns/pF) CL + 125 ns	<sup>t</sup> PLH, <sup>t</sup> PHL	5.0 10 15		550 225 150	1100 450 300	ns	
Reset Pulse Width	<sup>t</sup> w(H)	5.0 10 15	360 210 160	180 105 80		ns	
Clock Pulse Width	<sup>t</sup> w(H)	5.0 10 15	350 170 140	200 100 75		ns	
Clock Pulse Frequency	fcl	5.0 10 15	=	3.0 6.0 8.0	1.5 3.0 4.0	MHz	
Preset or Reset Removal Time The Preset or Reset Signal must be low prior to a positive–going transition of the clock.	<sup>t</sup> rem	5.0 10 15	650 230 180	325 115 90		ns	
Clock Rise and Fall Time	ttlh, tthl	5.0 10 15		 	15 5 4	μs	
Setup Time Carry In to Clock	t <sub>su</sub>	5.0 10 15	260 120 100	130 60 50		ns	
Hold Time Clock to Carry In	th	5.0 10 15	0 10 10	- 50 - 15 - 5		ns	
Setup Time Up/Down to Clock	<sup>t</sup> su	5.0 10 15	500 200 175	250 100 75		ns	
Hold Time Clock to Up/Down	th	5.0 10 15	- 70 - 30 - 20	- 140 - 80 - 50		ns	
Setup Time Pn to PE	<sup>t</sup> su	5.0 10 15	- 50 - 30 - 25	- 100 - 65 - 55		ns	
Hold Time PE to Pn	t <sub>h</sub>	5.0 10 15	480 410 410	240 205 205		ns	
Preset Enable Pulse Width	tWH	5.0 10 15	200 100 80	100 50 40		ns	

\* The formulas given are for the typical characteristics only at 25°C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Power Dissipation Test Circuit and Waveform






Figure 2. Switching Time Test Circuit and Waveforms


LOGIC DIAGRAM



# STATE DIAGRAM FOR UP COUNTING

STATE DIAGRAM FOR DOWN COUNTING





## **PIN DESCRIPTIONS**

#### INPUTS

P1, P2, P3, P4, Preset Inputs (Pins 4, 12, 13, 3) — Data on these inputs is loaded into the counter when PE is taken high.

**Carry In, (Pin 5)** — Active–low input used when cascading stages. Usually connected to Carry Out of the previous stage. While high, clock is inhibited.

**Clock, (Pin 15)** — BCD data is incremented or decremented, depending on the direction of count, on the positive transition of this signal.

#### OUTPUTS

Q1, Q2, Q3, Q4, BCD outputs (Pins 6, 11, 14, 2) — BCD data is present on these outputs with Q1 corresponding to the least significant bit.

**Carry Out**, (Pin 7) — Used when cascading stages, this pin is usually connected to Carry In of the next stage. This

synchronous output is active low and may also be used to indicate terminal count.

## CONTROLS

**PE, Preset Enable (Pin 1)** — Asynchronously loads data on the Preset Inputs. This pin is active high and will inhibit the clock when high.


**R**, **Reset**, (**Pin 9**) — Asynchronously resets the Q outputs to a low state. This pin is active high and will inhibit the clock when high.

**Up/Down, (Pin 10)** — Controls the direction of count: high for up count, low for down count.

#### SUPPLY PINS


 $V_{\mbox{SS}},$  Negative Supply Voltage, (Pin 8) — This pin is usually connected to ground.

**VDD**, **Positive Supply Voltage**, (**Pin 16**) — This pin is connected to a positive supply voltage ranging from 3.0 Vdc to 18.0 Vdc.




**Note:** The Least Significant Digit (L.S.D.) counts from a preset value once Preset Enable (PE) goes low. The Most Significant Digit (M.S.D.) does not change while  $\overline{C}_{in}$  is high. When the count of the L.S.D. reaches 0 (count down mode) or reaches 9 (count up mode),  $\overline{C}_{out}$  goes low for one complete clock cycle, thus allowing the next counter to decrement/increment one count. The L.S.D. now counts through another cycle (10 clock pulses) and the above cycle is repeated.

Figure 3. Presettable Cascaded 8-Bit Up/Down Counter




# TIMING DIAGRAM FOR THE PRESETTABLE CASCADED 8-BIT UP/DOWN COUNTER




**Note:** The programmable frequency divider can be set by applying the desired divide ratio, in BCD, to the preset inputs. For example, the maximum divide ratio of 99 may be obtained by applying a 10011001 to the preset inputs P0 to P7. For this divide operation, both counters should be configured in the count down mode. The divide ratio of zero is an undefined state and should be avoided.

# Figure 4. Programmable Cascaded Frequency Divider

# **OUTLINE DIMENSIONS**



#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

 $\Diamond$ 

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



