MC14521B

24-Stage Frequency Divider

The MC14521B consists of a chain of 24 flip–flops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, or as an input buffer for an external oscillator. Each flip–flop divides the frequency of the previous flip–flop by two, consequently this part will count up to $2^{24} = 16,777,216$. The count advances on the negative going edge of the clock. The outputs of the last seven–stages are available for added flexibility.

- All Stages are Resettable
- Reset Disables the RC Oscillator for Low Standby Power Drain
- RC and Crystal Oscillator Outputs Are Capable of Driving External Loads
- Test Mode to Reduce Test Time
- V_{DD}' and V_{SS}' Pins Brought Out on Crystal Oscillator Inverter to Allow the Connection of External Resistors for Low–Power Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load over the Rated Temperature Range.


$\label{eq:maximum ratings} \textbf{MAXIMUM RATINGS}^{*} \ (\text{Voltages Referenced to V}_{SS})$


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	– 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
ТL	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

BLOCK DIAGRAM





PIN ASSIGNMENT								
Q24 [1•	16						
RESET [2	15] Q23					
v _{ss} r d	3	14] Q22					
OUT 2 [4	13] Q21					
V _{DD} ' [5	12] Q20					
IN 2 [6	11] Q19					
OUT 1 [7	10] Q18					
v _{ss} D	8	9	1 או ם					
•			-					

Output	Count Capacity				
Q18	2 ¹⁸ = 262,144				
Q19	2 ¹⁹ = 524,288				
Q20	2 ²⁰ = 1,048,576				
Q21	2 ²¹ = 2,097,152				
Q22	2 ²² = 4,194,304				
Q23	2 ²³ = 8,388,608				
Q24	2 ²⁴ = 16,777,216				



REV 3 1/94

© Motorola, Inc. 1995

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to VSS)
----------------------------	------------------------------

		VDD	- 5	5°C		25°C		125	õ°C	
Characteristic	Symbol	Vdc	Min Max		Min Typ #		Max Min		Max	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	VOL	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	Voh	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
$\label{eq:VO} \begin{array}{ll} \mbox{Input Voltage} & "0" \mbox{Level} \\ \mbox{(V}_{O} = 4.5 \mbox{ or } 0.5 \mbox{ Vdc}) \\ \mbox{(V}_{O} = 9.0 \mbox{ or } 1.0 \mbox{ Vdc}) \\ \mbox{(V}_{O} = 13.5 \mbox{ or } 1.5 \mbox{ Vdc}) \end{array}$	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{llllllllllllllllllllllllllllllllllll$	IOH	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8		- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	 	- 0.7 - 0.14 - 0.35 - 1.1	 	mAdc
$\begin{array}{ll} (V_{OH} = 2.5 \mbox{ Vdc}) & \mbox{Source} \\ (V_{OH} = 4.6 \mbox{ Vdc}) & \mbox{Pins 1, 10,} \\ (V_{OH} = 9.5 \mbox{ Vdc}) & \mbox{11, 12, 13, 14} \\ (V_{OH} = 13.5 \mbox{ Vdc}) & \mbox{and 15} \end{array}$		5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4		mAdc
	lol	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8	 	0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	—	± 0.1	_	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	-	_	_	5.0	7.5	-	—	pF
Quiescent Current (Per Package)	IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ŀΤ	5.0 10 15	$I_{T} = (0.42 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$ $I_{T} = (0.85 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$ $I_{T} = (1.40 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$						μAdc	

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25 $^\circ\text{C}.$

+To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$


where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.003.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25° C)

Characteristic	Symbol	V _{DD} Vdc	Min	Тур #	Max	Unit
Output Rise and Fall Time (Counter Outputs) t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q18 tpHL, tpLH = (1.7 ns/pF) CL + 4415 ns tpHL, tpLH = (0.66 ns/pF) CL + 1667 ns tpHL, tpLH = (0.5 ns/pF) CL + 1275 ns	^t PHL ^{, t} PLH	5.0 10 15	 	4.5 1.7 1.3	9.0 3.5 2.7	μs
Clock to Q24 tpHL, tpLH = (1.7 ns/pF) CL + 5915 ns tpHL, tpLH = (0.66 ns/pF) CL + 2167 ns tpHL, tpLH = (0.5 ns/pF) CL + 1675 ns		5.0 10 15	 	6.0 2.2 1.7	12 4.5 3.5	
Propagation Delay Time Reset to Q _n t _{PHL} = (1.7 ns/pF) C _L + 1215 ns t _{PHL} = (0.66 ns/pF) C _L + 467 ns t _{PHL} = (0.5 ns/pF) C _L + 350 ns	^t PHL	5.0 10 15	 	1300 500 375	2600 1000 750	ns
Clock Pulse Width	^t WH(cl)	5.0 10 15	385 150 120	140 55 40		ns
Clock Pulse Frequency	fcl	5.0 10 15		3.5 9.0 12	2.0 5.0 6.5	MHz
Clock Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15			15 5.0 4.0	μs
Reset Pulse Width	^t WH(R)	5.0 10 15	1400 600 450	700 300 225	_ _ _	ns
Reset Removal Time	trem	5.0 10 15	30 0 - 40	- 200 - 160 - 110		ns

* The formulas given are for the typical characteristics only at 25°C. #Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.










Figure 2. Switching Time Test Circuit and Waveforms








Characteristic	500 kHz Circuit	50 kHz Circuit	Unit
Crystal Characteristics Resonant Frequency Equivalent Resistance, RS	500 1.0	50 6.2	kHz kΩ
External Resistor/Capacitor Values R ₀ C _T C _S	47 82 20	750 82 20	kΩ pF pF
Frequency Stability Frequency Change as a Function of V_{DD} (T _A = 25°C) V_{DD} Change from 5.0 V to 10 V V_{DD} Change from 10 V to 15 V Frequency Change as a Function of Temperature (V_{DD} = 10 V) T _A Change from – 55°C to + 25°C MC14521 only Complete Oscillator*	+ 6.0 + 2.0 - 4.0 + 100	+ 2.0 + 2.0 - 2.0 + 120	ppm ppm ppm ppm
T _A Change from +25°C to +125°C MC14521 only Complete Oscillator*	- 2.0 - 160	- 2.0 - 560	ppm ppm

*Complete oscillator includes crystal, capacitors, and resistors.

Figure 4. Typical Data for Crystal Oscillator Circuit










Figure 7. RC Oscillator Circuit





Figure 8. Functional Test Circuit


FUNCTIONAL TEST SEQUENCE

	Inp	uts		-	Outputs		Comments
	Reset	ln 2	Out 2	VSS	V _{DD} ′	Q18 thru Q24	Counter is in three 8–stage sections in parallel mode Counter is reset. In 2 and
	1	0	0	V _{DD}	Gnd	0	Out 2 are connected together
A test function (see Figure 8) has been included for the reduction of test time required to	0	1	1				First "0" to "1" transition on In 2, Out 2 node.
exercise all 24 counter stages. This test function divides the counter into three 8–stage sections,		0 1	0 1				255 "0" to "1" transitions are clocked into this In 2,
and 255 counts are loaded in each of the 8-stage sections in parallel. All flip-flops are now at a logic "1". The counter is now returned							Out 2 node.
to the normal 24-stages in series configuration. One more pulse is entered into Input 2 (In 2)		1	1			1	The 255th "0" to "1" transition.
which will cause the counter to ripple from an all "1" state to an all "0" state.		0 0	0 0	Gnd		1 1	
		1	0		V _{DD}	1	Counter converted back to 24–stages in series mode.
		1	0			1	Out 2 converts back to an output.
	V	0	1	•	🖌	0	Counter ripples from an all "1" state to an all "0" stage.


LOGIC DIAGRAM



OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

 \Diamond

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



