Power Products Division

Advance Information

3-HIGH SIDE & 3-LOW SIDE DRIVER

The MPIC2131 is a high voltage, high speed, power MOSFET and IGBT driver with three independent high side and low side referenced output channels for 3–Phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with 5 V CMOS or LSTTL outputs. A ground referenced operational amplifier provides an analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from an external current sense resistor. An extra shutdown input is provided for customizing the shutdown function. An open drain FAULT signal is provided to indicate that any of shutdown conditions has occurred. The output drivers feature a high pulse current buffer stage designed for minimum driver cross—conduction. Propagation delays are matched to simplify use in high frequency applications.

The floating channels can be used to drive N-channel power MOSFET or IGBT's in the high side configuration which operate from 10 to 600 volts.

- Floating Channel Designed for Bootstrap Operation
- Fully Operational to +600 V
- Tolerant to Negative Transient Voltage
- dV/dt Immune
- Gate Drive Supply Range from 10 to 20 V
- Undervoltage Lockout for All Channels
- Over-current Shut Down Turns Off All Six Drivers
- Independent 3 High Side & 3 Low Side Drivers
- Matched Propagation Delay for All Channels
- Outputs Out of Phase with Inputs

PRODUCT SUMMARY


VOFFSET 600 V MAX IO+/- 200 mA/420 mA


 V_{OUT} 10 – 20 V $t_{on/off}$ (typical) 1.4 & 0.7 μs Delay Matching 700 ns

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MPIC2131

3 HIGH SIDE & 3 LOW SIDE DRIVER






ORDERING INFORMATION

Device	Package
MPIC2131P	PDIP



SIMPLIFIED BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Rating	Symbol	Min	Max	Unit
High Side Floating Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Output Voltage Low Side Output Voltage Fixed Supply Voltage Fixed Supply Offset Voltage Logic Input Voltage (HIN-, LIN-, FLT-, CLR-, SD & ITRIP) Fault Output Voltage	VB1,2,3 VS1,2,3 VHO1,2,3 VLO1,2,3 VCC VSS VIN FAULT	-0.3 VB1,2,3-25 VS1,2,3-0.3 -0.3 -0.3 VCC-25 VSS-0.3 VSS-0.3	625 VB1,2,3+0.3 VB1,2,3+0.3 VCC+0.3 25 VCC+0.3 VCC+0.3 VCC+0.3	VDC
Allowable Offset Supply Voltage Transient	dVg/dt	_	50	V/ns
*Package Power Dissipation @ T _C ≤ +25°C (28 Lead DIP)	PD	_	1.5	Watt
Operating and Storage Temperature	T _j , T _{stg}	-55	150	°C
Thermal Resistance, Junction to Ambient (8 Lead DIP)	$R_{ heta JA}$	-	83	°C/W
Lead Temperature for Soldering Purposes, 10 seconds	TL	_	260	°C

RECOMMENDED OPERATING CONDITIONS

The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differential.

High Side Floating Supply Absolute Voltage	V _{B1,2,3}	V _{S1,2,3} +10	V _{S1,2,3} +20	V
High Side Floating Supply Offset Voltage	V _{S1,2,3}	Note 1	V _{SO} +600	V
High Side Floating Output Voltage	VHO1,2,3	VS1,2,3	V _{B1,2,3}	V
Fixed Supply Voltage	Vcc	10	20	٧
Low Side Output Voltage	V _{LO1,2,3}	0	VCC	٧
Low Side Driver Return	V _{SS}	- 5	5	V
Logic Input Voltage (HIN-, LIN-, FLT-CLR, SD & ITRIP)	V _{IN}	V _{SS}	5	V
Fault Output Voltage	FAULT-	V _{SS}	VCC	V
Ambient Temperature	T _A	-40	125	°C

Note 1: Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.

$\textbf{ELECTRICAL CHARACTERISTICS} \hspace{0.2cm} (T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{C unless otherwise specified})$

Characteristic Symbol Min Typ Max Unit
--

STATIC ELECTRICAL CHARACTERISTICS


 V_{BIAS} (VCC, $V_{BS1,2,3}$) = 15 V and V_{SS} = COM unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to COM and $V_{SO1,2,3}$ and are applicable to the respective output leads: HO1,2,3 or LO1,2,3.

· · · · · · · · · · · · · · · · · · ·					
Logic "0" Input Voltage (OUT = LO)	VIH	2.2	-	_	V
Logic "1" Input Voltage (OUT = HI)	V _{IL}	_	-	0.8	V
Logic "0" Fault Clear Input Voltage		2.2	-	_	V
Logic "1" Fault Clear Input Voltage	VFCLR,IL	_	-	0.8	V
SD Input Positive Going Threshold	V _{SD,TH+}	_	1.8	_	V
SD Input Negative Going Threshold	V _{SD,TH} _	_	1.5	_	V
ITRIP Input Positive Going Threshold	V _{IT,TH+}	_	485	-	mV
ITRIP Input Negative Going Threshold	V _{IT,TH} _	_	400	-	mV
High Level Output Voltage, V _{BIAS} -V _O @ V _{IN} = 0 V, I _O = 0 A	Vон	_	-	100	mV
Low Level Output Voltage, V _O @ V _{IN} = 5 V, I _O = 0 A	VOL	_	-	100	mV
Offset Supply Leakage Current @ V _{B1,2,3} = V _{S1,2,3} = 600 V	I _{LK}	-	-	50	μА
Quiescent V _{BS} Supply Current @ V _{IN} = 0 V or 5 V	IQBS	-	30	_	μА
Quiescent V _{CC} Supply Current @ V _{IN} = 0 V or 5 V	IQCC	_	3.0	_	mA
Logic "1" Input Bias Current (OUT = HI) @ V _{IN} = 0 V	I _{IN+}	_	190	_	μΑ
Logic "0" Input Bias Current (OUT = LO) @ V _{IN} = 5 V	I _{IN} _	_	100	_	μΑ
"High" ITRIP Bias Current @ ITRIP = 5 V	I _{TRIP+}	_	60	-	μА
"Low" ITRIP Bias Current @ ITRIP = 0 V	I _{TRIP} _	_	-	50	nA
Logic "1" Fault Clear Bias Current @ FLT-CLR = 0 V	IFCLR+	_	190	_	μА
Logic "0" Fault Clear Bias Current @ FLT-CLR = 5 V	IFCLR-	_	100	_	μА
Logic "1" Shut Down Bias Current @ SD = 5 V	I _{SD+}	_	60	-	μΑ
Logic "0" Shut Down Bias Current @ SD = 5 V	I _{SD} _	_	-	150	nA
V _{BS} Supply Undervoltage Positive Going Threshold	V _{BSUV+}	_	8.6	-	V
V _{BS} Supply Undervoltage Negative Going Threshold	V _{BSUV} -	_	8.2	-	V
V _{CC} Supply Undervoltage Positive Going Threshold	V _{CCUV+}	_	9.0	-	V
V _{CC} Supply Undervoltage Negative Going Threshold	VCCUV-	-	8.7	-	V
FAULT – Low On Resistance	R _{on,FLT}	-	55	-	Ω
Output High Short Circuit Pulsed Current @ V_{out} = 0 V, V_{in} = 0 V, PW \leq 10 μs	I _{O+}	200	250	-	mA
Output Low Short Circuit Pulsed Current @ V_{out} = 15 V, V_{in} = 5 V, PW \leq 10 μs	I _O _	420	500	_	mA

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Characteristic		Min	Тур	Max	Unit	
DYNAMIC ELECTRICAL CHARACTERISTICS V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15 V, $V_{SO1,2,3}$ = V_{SS} and V_{L} = 1000 pF unless otherwise specified. V_{A} = 25°C.						
Turn-On Propagation Delay @ V _{IN} = 0 & 5 V, V _{S1,2,3} = 0 V to 600 V						
Turn-Off Propagation Delay @ V _{IN} = 0 & 5 V, V _{S1,2,3} = 0 V to 600 V	Turn–Off Propagation Delay @ V _{IN} = 0 & 5 V, V _{S1,2,3} = 0 V to 600 V t _{off}		0.7	-	μs	
Turn–On Rise Time @ $V_{IN} = 0 \& 5 V$, $V_{S1,2,3} = 0 V$ to 600 V t_{Γ}		-	80	_	ns	
Turn–On Fall Time @ V _{IN} = 0 & 5 V, V _{S1,2,3} = 0 V to 600 V		-	40	-	ns	
ITRIP to Output Shutdown Propagation Delay @ V _{IN} , V _{ITRIP} = 0 & 5 V		-	550	_	ns	
ITRIP Blanking Time @ ITRIP = 1 V		-	400	_	ns	
ITRIP to FAULT- Propagation Delay @ VIN, VITRIP = 0 & 5 V	t _{flt}	-	450	_	ns	
Input Filter Time (all six inputs) @ V _{IN} = 0 & 5 V		-	310	_	ns	
FLT-CLR to FAULT Clear Time @ V _{IN} , V _{IT} , V _{FC} = 0 & 5 V		-	450	_	ns	
SD to OUTPUT Shutdown Propagation Delay @ V _{IN} , V _{SD} = 0 & 5 V		-	550	_	ns	
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On @ V _{IN} = 0 & 5 V	DT	_	700	_	ns	

TYPICAL CONNECTION



LEAD DEFINITIONS

Symbol	Lead Description
HIN1,2,3	Logic Inputs for High Side Gate Driver Outputs (HO1,2,3), Out of Phase
LIN1,2,3	Logic Inputs for Low Side Gate Driver Outputs (LO1,2,3), Out of Phase
FLT-CLR	Logic Inputs for Fault Clear
SD	Logic Input for Shut Down
FAULT	Indicates Over-current, Shut Down or Low Side Undervoltage Condition, Negative Logic
ITRIP	Input for Over–current Shut Down
V _{SS}	Logic Ground
V _{B1,2,3}	High Side Floating Supplies
HO1,2,3	High Side Gate Drive Outputs
V _{S1,2,3}	High Side Floating Supply Returns
VCC	Logic and Low Side Fixed Supply
LO1,2,3	Low Side Gate Drive Outputs
СОМ	Low Side Return




Figure 1. Input / Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions





Figure 4. Shutdown Waveform Definitions

PACKAGE DIMENSIONS



NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- AND EACH OTHER.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEI
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.21	1.435	1.465	
В	13.72	14.22	0.540	0.560	
С	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
Н	1.65	2.16	0.065	0.085	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	BSC	0.600 BSC		
M	0°	15°	0 °	15°	
N	0.51	1.02	0.020 0.04		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ware registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MPIC2131/D