Designer's™ Data Sheet **MTP12P10 Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate This TMOS Power FET is designed for medium voltage, high TMOS POWER FET speed power switching applications such as switching regulators, converters, solenoid and relay drivers. **12 AMPERES** 100 VOLTS Silicon Gate for Fast Switching Speeds - Switching Times RDS(on) = 0.3 OHM Specified at 100°C TMOS Designer's Data - IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature Rugged — SOA is Power Dissipation Limited Source-to-Drain Diode Characterized for Use With Inductive Loads CASE 221A-06, Style 5 TO-220AB MAXIMUM RATINGS (T_C = 25°C unless otherwise noted) Rating Symbol Value Unit Drain-Source Voltage 100 Vdc VDSS Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$) 100 Vdc VDGR Gate-Source Voltage - Continuous VGS ±20 Vdc — Non–repetitive ($t_D \le 50 \ \mu s$) VGSM ±40 Vpk

 THERMAL CHARACTERISTICS

 Thermal Resistance — Junction to Case — Junction to Ambient
 R_θJC R_θJA
 1.67 62.5
 °C/W

 Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds
 TL
 260
 °C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Designer's is a trademark of Motorola, Inc.

Operating and Storage Temperature Range



 I_D

IDM

PD

TJ, Tstg

12

28

75

0.6

-65 to 150

Adc

Watts

W/°C

REV 1


MTP12P10

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.0 \text{ mA}$) $T_J = 100^{\circ}\text{C}$ Static Drain–Source On–Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 6.0 \text{ Adc}$) Drain–Source On–Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6.0 \text{ Adc}$, $T_J = 100^{\circ}\text{C}$) Forward Transconductance ($V_{DS} = 15 \text{ V}$, $I_D = 6.0 \text{ A}$)	V(BR)DSS IDSS IGSSF IGSSR VGS(th) RDS(on) VDS(on) GFS Ciss	100 2.0 1.5 2.0 2.0 2.0		Vdc µAdc nAdc nAdc Vdc Ohm Vdc mhos
$ (V_{GS} = 0, I_D = 0.25 \text{ mA}) $ Zero Gate Voltage Drain Current $ (V_{DS} = Rated V_{DSS}, V_{GS} = 0) $ $ (V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_J = 125^{\circ}C) $ Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0) Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0) DN CHARACTERISTICS* Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1.0 mA) $ T_J = 100^{\circ}C $ Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 6.0 Adc) Drain-Source On-Voltage (V _{GS} = 10 V) $ (I_D = 12 \text{ Adc}) $ $ (I_D = 6.0 \text{ Adc}, T_J = 100^{\circ}C) $ Forward Transconductance (V _{DS} = 15 V, I _D = 6.0 A)	IDSS IGSSF IGSSR VGS(th) RDS(on) VDS(on) 9FS	 2.0 1.5 2.0	100 100 100 4.5 4.0 0.3 4.2 3.8	μAdc nAdc nAdc Vdc Ohm Vdc
$ (V_{DS} = Rated V_{DSS}, V_{GS} = 0) (V_{DS} = Rated V_{DSS}, V_{GS} = 0, T_J = 125^{\circ}C) $ Gate–Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0) Gate–Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0) ON CHARACTERISTICS* Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1.0 mA) T_J = 100^{\circ}C Static Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 6.0 Adc) Drain–Source On–Noltage (V _{GS} = 10 V) (I _D = 12 Adc) (I _D = 6.0 Adc, T_J = 100^{\circ}C) Forward Transconductance (V _{DS} = 15 V, I _D = 6.0 A)	IGSSF IGSSR VGS(th) RDS(on) VDS(on) GFS	2.0 1.5 — — 2.0	100 100 100 4.5 4.0 0.3 4.2 3.8	nAdc nAdc Vdc Ohm Vdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)DN CHARACTERISTICS*Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1.0 mA)T _J = 100°CStatic Drain–Source On–Resistance (V _{GS} = 10 Vdc, I _D = 6.0 Adc)Drain–Source On–Voltage (V _{GS} = 10 V)(I _D = 12 Adc)(I _D = 6.0 Adc, T _J = 100°C)Forward Transconductance (V _{DS} = 15 V, I _D = 6.0 A)	IGSSR VGS(th) RDS(on) VDS(on) 9FS	2.0 1.5 — — 2.0	100 4.5 4.0 0.3 4.2 3.8	NAdc Vdc Ohm Vdc
ON CHARACTERISTICS*Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.0 \text{ mA}$) $T_J = 100^{\circ}C$ Static Drain–Source On–Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 6.0 \text{ Adc}$)Drain–Source On–Voltage ($V_{GS} = 10 \text{ V}$)($I_D = 12 \text{ Adc}$)($I_D = 6.0 \text{ Adc}$, $T_J = 100^{\circ}C$)	VGS(th) RDS(on) VDS(on) 9FS	2.0 1.5 — — 2.0	4.5 4.0 0.3 4.2 3.8	Vdc Ohm Vdc
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.0 \text{ mA}$) $T_J = 100^{\circ}\text{C}$ Static Drain–Source On–Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 6.0 \text{ Adc}$) Drain–Source On–Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6.0 \text{ Adc}$, $T_J = 100^{\circ}\text{C}$) Forward Transconductance ($V_{DS} = 15 \text{ V}$, $I_D = 6.0 \text{ A}$)	RDS(on) VDS(on) 9FS	1.5 — — 2.0	4.0 0.3 4.2 3.8	Ohm Vdc
$\label{eq:static} \begin{split} T_J &= 100^\circ\text{C} \\ \hline \text{Static Drain-Source On-Resistance (V_{GS} = 10 \text{ Vdc, I}_D = 6.0 \text{ Adc})} \\ \hline \text{Drain-Source On-Voltage (V_{GS} = 10 \text{ V})} \\ & (I_D = 12 \text{ Adc}) \\ & (I_D = 6.0 \text{ Adc, T}_J = 100^\circ\text{C}) \\ \hline \text{Forward Transconductance (V}_{DS} = 15 \text{ V, I}_D = 6.0 \text{ A}) \end{split}$	RDS(on) VDS(on) 9FS	1.5 — — 2.0	4.0 0.3 4.2 3.8	Ohm Vdc
Drain–Source On–Voltage (V _{GS} = 10 V) (I _D = 12 Adc) (I _D = 6.0 Adc, T _J = 100°C) Forward Transconductance (V _{DS} = 15 V, I _D = 6.0 A)	VDS(on) 9FS		4.2 3.8	Vdc
$(I_D = 12 \text{ Adc})$ $(I_D = 6.0 \text{ Adc}, T_J = 100^{\circ}\text{C})$ Forward Transconductance (V _{DS} = 15 V, I _D = 6.0 A)	9FS		3.8	
			_	mhos
DYNAMIC CHARACTERISTICS	C _{iss}			
	C _{iss}			
Input Capacitance $(V_{DS} = 25 \text{ V}, V_{GS} = 0,$		_	920	pF
Output Capacitance f = 1.0 MHz)	C _{OSS}	—	575	
Reverse Transfer Capacitance See Figure 10	C _{rss}	—	200	
SWITCHING CHARACTERISTICS* (T _J = 100°C)	_			_
Turn–On Delay Time	^t d(on)	—	50	ns
$\begin{array}{c} \text{Rise Time} \\ \text{(V}_{\text{DD}} = 25 \text{ V}, \text{ I}_{\text{D}} = 0.5 \text{ Rated I}_{\text{D}}, \\ \text{R}_{\text{G}} = 50 \Omega) \end{array}$	tr	—	150	
Turn–Off Delay Time See Figures 12 and 13	^t d(off)	—	150	
Fall Time	t _f	—	150	
Total Gate Charge (V _{DS} = 0.8 Rated V _{DSS} ,	Qg	33 (Тур)	50	nC
Gate–Source Charge $I_D = Rated I_D, V_{GS} = 10 V$	Qgs	16 (Тур)	_	
Gate–Drain Charge See Figure 11	Q _{gd}	17 (Тур)	_	
SOURCE-DRAIN DIODE CHARACTERISTICS*				_
Forward On–Voltage	V _{SD}	4.0 (Тур)	5.5	Vdc
Forward Turn–On Time $(I_S = Rated I_D, V_{GS} = 0)$	ton	Limited by stray inductance		ctance
Reverse Recovery Time	t _{rr}	300 (Тур)	—	ns
NTERNAL PACKAGE INDUCTANCE (TO-204)				
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	Ld	5.0 (Тур)	_	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _S	12.5 (Typ)	_	
NTERNAL PACKAGE INDUCTANCE (TO-220)		· · · · ·		
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _S	7.5 (Тур)		1

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION





Figure 7. Maximum Rated Forward Biased Safe Operating Area



Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$





Figure 9. Thermal Response



Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 12. Switching Test Circuit





Figure 13. Switching Waveforms

PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: INCH.
 DIMENSION 2 DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
c	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Η	0.110	0.155	2.80	3.93	
L	0.018	0.025	0.46	0.64	
Κ	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
s	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
۷	0.045		1.15		
Ζ		0.080		2.04	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employeer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

