

**MOTOROLA
SEMICONDUCTOR**

TECHNICAL DATA

Advance Information
**Dual PLLs for 46/49 MHz
 Cordless Telephones**
CMOS


These devices are dual phase-locked loop frequency synthesizers intended for use primarily in 46/49 MHz cordless phones with up to 15 channels. These parts contain two mask-programmable counter ROMs for receive and transmit loops with two independent phase detect circuits. A common reference oscillator and reference divider are shared by the receive and transmit circuits.

Other features include a lock detect circuit for the transmit loop, illegal code default, a buffered oscillator output for mixing purposes in the system, and a 5.0 kHz tone output.

- Maximum Operating Frequency: 60 MHz @ $V_{in}=200$ mV p-p
- Operating Temperature Range: -40°C to 75°C
- Operating Voltage Range: 2.5 to 5.5 V
- On-Chip Oscillator Circuit Supports External Crystal
- Operating Power Consumption: 3.0 mA @ 3.0 V
- Lock Detect Signal
- Standby Mode for Power Savings: 1.5 mA @ 3.0 V
- Two Versions:
 - MC145168—Up to 15-Channel ROM with 4-Bit Binary Code Input for Channel Pair Selection
 - MC145169—Up to 15-Channel ROM with Serial Interface for Channel Pair Selection
- Custom 20-Channel ROM Versions of the MC145169 are Possible; Consult Factory



5

**MC145168
 MC145169**



ORDERING INFORMATION

MC145168P	Plastic DIP
MC145168DW	SOG Package
MC145169P	Plastic DIP
MC145169DW	SOG Package




NC=NO CONNECTION

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC145168•MC145169

BLOCK DIAGRAM



*On chip pull down.

**The standard MC145169 is 15 channels; see Tables 1 and 2. Custom versions up to 20 channels are possible.

MC145168•MC145169

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Rating	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +6.0	V
V _{in}	Input Voltage, All Inputs	-0.5 to V _{DD} +0.5	V
I _{in, I_{out}}	DC Current Drain Per Pin	10	mA
I _{DD, I_{SS}}	DC Current Drain V _{DD} or V _{SS} Pins	30	mA
T _{tstg}	Storage Temperature Range	-65 to +150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS}≤(V_{in} or V_{out})≤V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS}, T_A=25°C)

Symbol	Characteristic	V _{DD}	Guaranteed Limit		Unit	
			Min	Max		
V _{DD}	Power Supply Voltage Range	—	2.5	5.5	V	
V _{OL}	Output Voltage (I _{out} =0) (V _{in} =V _{DD} or 0)	0 Level	2.5	—	0.05	
			5.5	—	0.05	
V _{OH}		1 Level	2.5	2.45	—	
			5.5	5.45	—	
V _{IL}	Input Voltage (V _{out} =0.5 V or V _{DD} -0.5 V)	0 Level	2.5	—	0.75	
			5.5	—	1.65	
V _{IH}		1 Level	2.5	1.75	—	
			5.5	3.85	—	
I _{OH}	Output Current (V _{out} =2.2 V) (V _{out} =5.0 V)	Source	2.5	-0.18	—	
			5.5	-0.55	—	
I _{OL}	(V _{out} =0.3 V) (V _{out} =0.5 V)	Sink	2.5	0.18	—	
			5.5	0.55	—	
I _{IL}	Input Current (V _{in} =0)	OSC _{in} , f _{in1} , f _{in2}	2.5	—	-30	
			5.5	—	-66	
I _{IH}	(V _{in} =V _{DD} -0.5)	Data, SB, Mode	2.5	—	-0.05	
			5.5	—	-0.11	
C _{in}	Input Capacitance	OSC _{in} , f _{in1} , f _{in2}	2.5	—	30	
			5.5	—	66	
C _{out}	Output Capacitance	Data, SB, Mode	2.5	—	50	
			5.5	—	121	
I _{DD}	Standby Current, SB=V _{SS} or Open	2.5	—	1.4	mA	
		5.5	—	3.6		
I _{dd}	Operating Current (200 mV p-p input at f _{in1} , f _{in2} , SB=V _{DD})	2.5	—	2.8	mA	
		5.5	—	6.2		
I _{OZ}	Three-State Leakage Current (V _{out} =0 V or 5.5 V)	5.5	—	±1.0	μA	

MC145168•MC145169

SWITCHING CHARACTERISTICS ($T_A=25^\circ\text{C}$, $C_L=50\text{ pF}$)

Symbol	Characteristic	V_{DD}	Guaranteed Limit		Unit	
			Min	Max		
t_{TLH}	Output Rise Time (Figures 1 and 5)	3.0 5.0	— —	200 100	ns	
t_{THL}	Output Fall Time (Figures 1 and 5)	3.0 5.0	— —	200 100	ns	
t_r, t_f	Input Rise and Fall Time, OSC_{in} (Figure 2)	3.0 5.0	— —	5.0 4.0	μs	
f_{max}	Input Frequency Input=Sine Wave 200 mV p-p	OSC_{in} f_{in1} f_{in2}	3.0-5.0 3.0-5.0 3.0-5.0	— — —	12 60 60	MHz
t_{su}	Setup Time (MC145169) (Figure 3)	Data to Clock Enable to Clock	3.0 5.0	100 50	—	ns
			3.0 5.0	200 100	—	
t_h	Hold Time (MC145169), Clock to Data (Figure 3)	3.0 5.0	80 40	—	ns	
t_{rec}	Recovery Time (MC145169), Enable to Clock (Figure 3)	3.0 5.0	80 40	—	ns	
t_w	Input Pulse Width (MC145169), Clock and Enable (Figure 4)	3.0 5.0	80 60	—	ns	

5

SWITCHING WAVEFORMS



Figure 1.



Figure 2.




Figure 3.




Figure 4.

MC145168•MC145169

PIN DESCRIPTIONS

INPUTS

OSC_{in}, OSC_{out} (Pins 16, 1)

These pins form a reference oscillator when connected to an external parallel-resonant crystal. For a 46/49 MHz cordless phone application, a 10.24 MHz crystal is needed. OSC_{in} may also serve as input for an externally generated reference signal. This signal is typically ac-coupled to OSC_{in}, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required for OSC_{out}.

Mode (Pin 2)

Mode is for determining whether the part is to be used in the base or handset of a cordless phone. Internally, this pin is used in the decoding logic for selecting the ROM address. When high, the device is set in the base mode, and when low, it is set in the handset mode. This input has an internal pull down device.

SB (Pin 3)

The standby pin is used to save power when not transmitting. When high, both the transmit and receive loops are in operation. When low, the transmit loop is disabled, thereby reducing power consumption. This input has an internal pull down device.

D0 through D3 (Pins 5, 6, 7, 8) — MC145168 only

These inputs provide the 4-bit binary code for selecting the one of 15 channels for the transmit and receive loops. When address data other than 1–15 are input, the decoding logic defaults to channel 1. The frequency assignments, with reference to Mode and D0–D3, are shown in Tables 1 and 2. These inputs have internal pull down devices.

f_{in1}, f_{in2} (Pins 14, 9)

f_{in1} and f_{in2} are inputs to the divide-by-N receive and transmit counters, respectively. These signals are typically derived from the loop VCO and are ac coupled. The minimum input level is 200 mV p-p. For larger amplitude signals (standard CMOS logic levels), dc coupling may be used.

Data, Clk (Pins 5, 6) — MC145169 only

These pins provide the binary input by using serial channel programming. A logic high represents a "1." Each low-to-high transition of the clock shifts one bit of data into the on-chip shift register. Data is entered MSB first, see Figure 3.

EN (Pin 8) — MC145169 only

The enable pin controls the data transfer from the shift register to the latch. A positive pulse transfers the data. This pin should normally be held low to avoid loading erroneous data into the latch.

OUTPUTS

5 k (Pin 4)

This is a 5 kHz tone signal derived from the reference oscillator. This pin is a push pull output.

LD (Pin 10)

Lock detect signal associated with the transmit loop. The lock output goes high to indicate an out-of-lock condition. This is a P-channel open-drain output.

PD1, PD2 (Pins 13, 11)

These are 3-state outputs of the transmit and receive phase detectors for use as loop error signals.

Frequency $f_v > f_r$ or f_v leading: Negative pulses

Frequency $f_v < f_r$ or f_v lagging: Positive pulses

Frequency $f_v = f_r$ and phase coincidence: High impedance state

NOTE: f_v is the output of the N counter. f_r is the output of the reference counter.

POWER

V_{SS} (Pin 12)

This pin is the negative supply potential and is usually ground.

V_{DD} (Pin 15)

This pin is the positive supply potential and may range from +2.5 to +5.5 volts with respect to V_{SS}.

MC145168•MC145169




Figure 5. MC145168 Circuit Example

MC145168•MC145169




Figure 6a. DPLL Application in 46/49 MHz Cordless Phone 15-Channel Base

MC145168•MC145169

5




Figure 6b. DPLL Application In 46/49 MHz Cordless Phone 15-Channel Handset