### **MOTOROLA SEMICONDUCTOR TECHNICAL DATA**

## Product Preview

# 2M × 36 Bit Dynamic Random **Access Memory Module**

The MCM36200S is a 72M, dynamic random access memory (DRAM) module organized as  $2,097,152 \times 36$  bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of eight MCM514400 DRAMs housed in standard 350-mil-wide SOJ packages and four CMOS 1M × 1 DRAMs housed in 20/26 lead SOJ packages, mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM36200S = 16 ms (Max)

MCM36L200S = 128 ms (Max)

- Consists of Sixteen 1M × 4 DRAMs, Eight 1M × 1 DRAMs, and Twenty Four 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM36200S-80 = 80 ns (Max)

MCM36200S-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM36200S-80 = 6.30 W (Max)

MCM36200S-10 = 5.41 W (Max)

Low Standby Power Dissipation:

TTL Levels = 264 mW (Max)


CMOS Levels = 132 mW (Max, MCM36200S)

CMOS Levels = 44 mW (Max, MCM36L200S)

### **PIN OUT**

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V <sub>SS</sub>	13	<b>A</b> 1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	VSS	51	DQ10	63	DQ15
4	DQ1	16	A4	28	<b>A</b> 7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	<b>A</b> 9	44	RAS0	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	RAS3	45	RAS1	57	DQ13	69	PD3
10	Vcc	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	DQ26	47	W	59	Vcc	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	V <sub>SS</sub>

## MCM36200 MCM36L200



PIN NAMES						
A0-A9 Address Inputs DQ0-DQ35 Data Input/Output CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS3 Row Address Strobe W Read/Write Input VCC Power (+ 5 V) VSS Ground NC No Connection						


All power supply and ground pins must be connected for proper operation of the device.

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MOTOROLA |

### **BLOCK DIAGRAM**



PRESENCE DETECT PIN OUT							
Pin Name	70 ns	80 ns	100 ns				
PD1	NC	NC	NC				
PD2	NC	NC	NC				
PD3	$v_{SS}$	NC	V <sub>SS</sub>				
PD4	NC	V <sub>SS</sub>	V <sub>SS</sub> V <sub>SS</sub>				

### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to V <sub>SS</sub> (For Any Pin Except V <sub>CC</sub> )	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	٧
Data Output Current per DQ Pin	l <sub>out</sub>	50	mA
Power Dissipation	PD	8.58	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0		
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V <sub>IL</sub>	- 1.0	_	0.8	v	1

### RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM36200-80, t <sub>RC</sub> = 150 ns MCM36200-10, t <sub>RC</sub> = 180 ns	I <sub>CC1</sub>	_	1144 984	mA	2
V <sub>CC</sub> Power Supply Current (Standby) ( <del>RAS</del> = <del>CAS</del> = V <sub>IH</sub> )	ICC2		48	mA	
V <sub>CC</sub> Power Supply Current During RAS only Refresh Cycles MCM36200-80, t <sub>RC</sub> = 150 ns MCM36200-10, t <sub>RC</sub> = 180 ns	lCC3	<u> </u>	1144 984	mA	2
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle MCM36200-80, t <sub>RC</sub> = 150 ns MCM36200-10, t <sub>RC</sub> = 180 ns	ICC4	_	624 504	mA	2
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ ) MCM36200 MCM36L200	ICC5	_	24 4.8	mA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM36200-80, t <sub>RC</sub> = 150 ns MCM36200-10, t <sub>RC</sub> = 180 ns	lCC6	<u>-</u>	1144 984	mA	2
Input Leakage Current ( $V_{SS} \le V_{in} \le V_{CC}$ )	l <sub>lkg(l)</sub>	- 240	240	μΑ	
Output Leakage Current (CAS at Logic 1, V <sub>SS</sub> ≤ V <sub>out</sub> ≤ V <sub>CC</sub> )	likg(O)	- 20	20	μΑ	
Output High Voltage (I <sub>OH</sub> = - 5 mA)	V <sub>OH</sub>	2.4	_	٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	V	

### NOTES:

All voltages referenced to V<sub>SS</sub>.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

### RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C <sub>I1</sub>		161	pF	1
Input Capacitance (W)	C <sub>I2</sub>	_	178	pF	1
Input Capacitance (RAS0-RAS2)	C <sub>I3</sub>	_	52	pF	1
Input Capacitance (CASO-CAS3)	C <sub>14</sub>	_	52	pF	1
I/O Capacitance (DQ0-DQ7, DQ9-DQ16, DQ18-DQ25, DQ27-DQ34)	C <sub>DQ1</sub>		29	pF	1
I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	C <sub>DQ2</sub>		39	pF	1

### NOTE:

1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = 1 \Delta t / \Delta V$ .

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

### READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syn	nbol	MCM36200-80		MCM36200-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	t <sub>RELREL</sub>	tRC	150	_	180	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	50		60	_	ns	
Access Time from RAS	t <sub>RELQV</sub>	†RAC	_	80	_	100	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	†CAC		20	_	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	40	_	50	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA		45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	t <sub>CLZ</sub>	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	<sup>t</sup> CEHQZ	<sup>t</sup> OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	tŢ	3	50	3	50	ns	
RAS Precharge Time	tREHREL.	t <sub>RP</sub>	60	_	70	_	ns	
RAS Pulse Width	tRELREH	t <sub>RAS</sub>	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	<sup>t</sup> RASP	80	100,000	100	100,000	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	25		25	_	ns	
CAS Hold Time	tRELCEH .	<sup>t</sup> CSH	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	t <sub>CAS</sub>	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	<sup>t</sup> RCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	tRELAV	<sup>t</sup> RAD	15	40	20	50	ns	12

(continued)

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{\mbox{\scriptsize IH}}$  and  $V_{\mbox{\scriptsize IL}}$  (or between  $V_{\mbox{\scriptsize IL}}$  and  $V_{\mbox{\scriptsize IH}})$  in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range  $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$  is assured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \mu A$ , +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 V$  and  $V_{OL} = 0.8 V.$
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).
- 10. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively to t<sub>CAC</sub>.
- $12. \ \ \, \text{Operation within the $t_{RAD}$ (max) limit ensures that $t_{RAD}$ (max) can be met. $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ is greater and $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ (max) is specified as a reference point only; if $t_{RAD}$ (max) is specified as a reference point only is spe$ than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.

### **READ AND WRITE CYCLES (Continued)**

	Symbol		MCM36200		MCM36L200			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>t</sup> CRP	5	_	10	<del>-</del>	ns	
CAS Precharge Time (Page Mode Cyle Only)	<sup>†</sup> CEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	tAVREL	<sup>t</sup> ASR	0	_	0		ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	_	15		ns	
Column Address Setup Time	†AVCEL	t <sub>ASC</sub>	0	<del></del>	0		ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	_	20		ns	
Column Address Hold Time Referenced to RAS	†RELAX	<sup>t</sup> AR	60	_	75		ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>†</sup> RAL	40		50	_	ns	
Read Command Setup Time	tWHCEL	t <sub>RCS</sub>	0		0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	<sup>t</sup> RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	15		20	_	ns	
Write Command Hold Time Referenced to RAS	<sup>†</sup> RELWH	twcr	60	_	75		ns	
Write Command Pulse Width	twLWH	twp	15	_	20		ns	
Write Command to RAS Lead Time	tWLREH	<sup>t</sup> RWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	<sup>t</sup> CWL	20	_	25	<del>-</del>	ns	
Data in Setup Time	†DVCEL	t <sub>DS</sub>	0		0		ns	14, 15
Data in Hold Time	†CELDX	<sup>t</sup> DH	15		20	_	ns	14, 15
Data in Hold Time Referenced to RAS	<sup>t</sup> RELDX	t <sub>DHR</sub>	60		75		ns	
Refresh Period MCM36200 MCM36L200	tRVRV	tRFSH	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	t <sub>CSR</sub>	10	_	10		ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	t <sub>CHR</sub>	30		30		ns	
CAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	t <sub>RPC</sub>	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	<sup>†</sup> CEHCEL	<sup>t</sup> CPT	40	_	50	_	ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	<sup>†</sup> CPN	10		15	_	ns	


### NOTES:

- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (twcs ≥ twcs (min)).


MCM36200 • MCM36L200

- 16. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs≥twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.
- 17. To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.


### **READ CYCLE**




### **EARLY WRITE CYCLE**




### **FAST PAGE MODE READ CYCLE**




### **FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




# RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




### **HIDDEN REFRESH CYCLE (READ)**



### **HIDDEN REFRESH CYCLE (WRITE)**



### **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



### **DEVICE INITIALIZATION**

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the module (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

### ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 2.097,152 word locations in the module. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section).

### **READ CYCLE**

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from VIH to the VIL level at the specified t<sub>BCD</sub> timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed  $(t_{RAC})$ . If the  $t_{RCD}$  maximum condition is not met, the access  $(t_{CAC})$  from the  $\overline{CAS}$  clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the

Once the clocks have become active, they must stay active for the minimum (t<sub>RAS</sub>) period for the RAS clock and the mini-

mum (t<sub>CAS</sub>) period for the  $\overline{\text{CAS}}$  clock. The  $\overline{\text{RAS}}$  clock must stay inactive for the minimum (t<sub>RP</sub>) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{CAS}$  clock is active; the output will switch to the three-state mode when the  $\overline{CAS}$  clock goes inactive. To perform a read cycle, the write  $(\overline{W})$  input must be held at the  $V_{IH}$  level from the time the  $\overline{CAS}$  clock makes its active transition (t<sub>RCS</sub>) to the time when it transitions into the inactive (t<sub>RCH</sub>) mode.

### WRITE CYCLE

A write cycle is similar to a read cycle except that the write  $(\overline{W})$  clock must go active (VIL level) at or before the  $\overline{CAS}$  clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwL) and the row strobe to write lead time (tRWL). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started ( $\overline{W}$  clock at VIL level).

### **PAGE-MODE CYCLES**

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access ( $t_{CAC}$ ) is typically half the regular  $\overline{RAS}$  clock access ( $t_{RAC}$ ) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the  $\overline{RAS}$  clock active while cycling the  $\overline{CAS}$  clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the  $\overline{RAS}$  clock, followed by the column address and  $\overline{CAS}$  clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter  $\overline{CAS}$  cycles (tpc). The  $\overline{CAS}$  cycle time (tpc) consists of the  $\overline{CAS}$  clock active time (tcas), and  $\overline{CAS}$  clock precharge time (tcp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

### **RAS-Only Refresh**

In this refresh method, the system must perform a  $\overline{RAS}$ -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the  $\overline{RAS}$  clock, and the associated internal row locations are refreshed. As the heading implies, the  $\overline{CAS}$  clock is not required and must be inactive or at a VIH level.

### **CAS** Before **RAS** Refresh

This refresh cycle is initiated when  $\overline{RAS}$  falls, after  $\overline{CAS}$  has been low (by  $t_{CSR}$ ). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by  $\overline{CAS}$  in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as  $\overline{CAS}$  is held active (hidden refresh).

### Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period ( $t_{PP}$ ), executing a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. (See Figure 1.)

### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

### **PACKAGE DIMENSION**


### **S PACKAGE** SIMM MODULE **CASE 866A-01**



	MILLIM	ETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	107.82	108.08	4.245	4.255		
В	30.48	33.02	1.200	1.300		
С		9.14	_	0.360		
D	1.02	1.07	0.040	0.042		
F	3.18	BSC	0.125	BSC		
G	1.27	BSC	0.050	BSC		
Н		0.25	_	0.010		
J	1.19	1.37	0.047	0.054		
K	0.25	_	0.100	_		
L	44.45	44.45 REF 1.75		44.45 REF 1.750		REF
М	1.90	2.16	0.075	0.085		
N	10.16	10.16 BSC		BSC		
Р	3.18		0.125	_		
Q	3.12	3.22	0.123	0.127		
R	6.22	6.48	0.245	0.255		
S	5.72	_	0.225	_		
U	101.1	9 BSC	3.984	BSC		
٧	_	5.28	_	0.208		
W	1.12	_	0.044	_		
Y	1.52	1.63	0.060	0.064		

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.
- CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

### **ORDERING INFORMATION** (Order by Full Part Number)



NOTE: Contact your Motorola representative for further information on the Gold Pad SIMM packages.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola products. hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



**MOTOROLA** |



