

UltraMAX[™]

LX5241/5242/5243

MULTIMODE SCSI TERMINATOR

PRODUCTION DATA SHEET

DESCRIPTION

The LX5241/42/43 is a multimode SCSI terminator that is compatible with to the SCSI SPI02 (Ultra2 SCSI), SCSI SPI-3 (Ultra3 SCSI or Ultra160 SCSI), and pending SCSI SPI-4 (Ultra320) specifications developed by the T10 standards committee for low voltage differential (LVD) termination, while providing backwards compatibility to the SCSI, SCSI-2, and SPI single-ended specifications. Multimode compatibility permits the use of legacy devices on the bus without hardware alterations. Automatic mode selection is achieved through voltage detection on the Diffsense line.

The LX5241/42/43 utilizes Linfinity's UltraMAX technology which delivers the ultimate in SCSI bus performance while saving component cost and board area. Elimination of the external capacitors also mitigates the need for a lengthy capacitor selection process. The individual high bandwidth drivers also maximize channel separation and reduce channel to channel noise and cross talk. The high bandwidth architecture insures ULTRA2 performance while providing a clear migration path to ULTRA3 and beyond.

When the LX5241/42/43 is enabled, the differential sense (DIFFSENSE) pin supplies a

voltage between 1.2V and 1.4V. In application this pin is tied to the DIFFSENSE input of the corresponding LVD transceivers. This action enables the LVD transceiver function. DIFFSENSE is capable of supplying a maximum of 15mA. Tying the DIFFSENSE pin high places the LX5241/42/43 in a HI Z state indicating the presence of an HVD device. Tying the pin low places the part in a single-ended mode while also signaling the multimode transceiver to operate in a single-ended mode.

Recognizing the needs of portable and configurable peripherals, the LX5241/42/43 have a TTL compatible sleep/disable mode. During this sleep/disable mode, power dissipation is reduced to a meager 15uA while also placing all outputs in a HI Z state. Also during sleep/disable mode, the DIFFSENSE function is disabled and is placed in a HI Z state.


Another key feature of the LX5241/42/43 is the master / slave function. Driving this pin high or floating the pin enables the 1.3V DIFFSENSE reference. Driving the pin low disables the on board DIFFSENSE reference and enables use of an external master reference device.

KEY FEATURES

- Auto-Selectable LVD or Single-Ended Termination
- 3.0pF Maximum Disabled Output Capacitance
- Fast Response, No External Capacitors Required
- Compatible with Active Negation Drivers
- 15µA Supply Current in Disconnect Mode
- Logic Command Disconnects All Termination Lines
- Diffsense Line Driver
- Ground Driver Integrated for Single-Ended Operation
- Current Limit and Thermal Protection
- Hot-Swap Compatible (Single-Ended)
- Ultra160 compliant
- See LX5245/5246 for LVD Termination Only
- Pin Compatible With DS2119 and UCC5630

IMPORTANT: For the most current data, consult MICROSEMI's website: http://www.microsemi.com

PRODUCT HIGHLIGHT



,	PACKAGE ORDER INFO									
	T _A (°C)	DB Plastic TSSOP 36-Pin	PW Plastic TSSOP 24-Pin	PW Plastic TSSOP 28-Pin						
	0 to 70	LX5241CDBK	LX5241CPWK	LX5243CPW						
	0 10 70	LX5242CDBK	LX5242CPWK	-						

Note: Available in Tape & Reel. Append the letter "T" to the part number. (i.e. LX5241CDBT)

PRODUCTION DATA SHEET

ABSOLUTE MAXIMUM RATINGS (Note 1)

TermPwr Voltage	+7V
Operating Junction Temperature	
Plastic (DB, PW Packages)	150°C
Storage Temperature Range65°C t	
Lead Temperature (Soldering, 10 seconds)	300°C

Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.

THERMAL DATA

DB PACKAGE:

THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{J_A}}$	50°C/W
PW PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{J_A}}$	100°C/W

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

The θ_{JA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

MASTER / SLAVE FUNCTION TABLE


MASTER / SLAVE	[DIFFSENSE Status
L*	HI Z	0mA
Н	1.3V	15mA Source
Open (Pull-up)	1.3V	15mA Source

^{*} When in Low state, terminator will detect state of DIFFSENSE line.


DIFFSENSE / Power Up / Power Down Function Table

LX5241/5243 DISCONNECT			Out Status	outs Type	Quiescent Current
L	Н	L < 0.5V	Enable	S.E.	7mA
L H		0.7 - 1.9V	Enable	LVD	21mA
L	L H		Disable	HI Z	1mA
H Open			Disable	HI Z	10μΑ


PACKAGE PIN OUTS



DB PACKAGE (Top View) **LX5241/5242** ("N.C." = No Internal Connection)



 $\begin{array}{ll} \textbf{PW PACKAGE} & (\text{Top View}) \\ \textbf{\textit{LX5241/5242}} & (\text{"N.C."} = \text{No Internal Connection}) \end{array}$



PW PACKAGE (Top View) **LX5243** ("N.C." = No Internal Connection)



PRODUCTION DATA SHEET

RECOMMENDED OPERATING CONDITIONS (Note 2)

	Parameter	Symbol	Recommend	Units		
	Falanicki		Min.	Тур.	Max.	Offics
Termpwr Voltage	LYD	V _{TERM}	3.0		5.25	٧
	SE		3.5		5.25	٧
Signal Line Voltage			0		5.0	٧
Disconnect Input V	oltage		0		V _{TERM}	٧
Operating Virtual Ju	unction Temperature Range					
LX5241C / 52420	C / 5243C		0		70	°C

Note 2. Range over which the device is functional.

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperature range of $0^{\circ}\text{C} \leq T_{\Lambda} \leq 70^{\circ}\text{C}$, TermPwr = 4.75V. For the LX5241/5243 DISCONNECT = L, for the LX5242 $\overline{\text{DISCONNECT}}$ = H. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Symbol	Test Conditions		1 / 5242	/ 5243	Unit
- arameter	3,111001	1634 GOHGRIONS	Min.	Тур.	Max.	
LVD Terminator Section						
TermPwr Supply Current	LVD I _{cc}	All term lines = Open		25	30	m⊅
		LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V		15	35	μΑ
Common Mode Voltage	V _{CM}		1.125	1.25	1.375	٧
Offset Voltage	V _{FSB}	Open circuit between - and + (see Note 3)	100	112	125	m\
Differential Terminator Impedance	Z _D	V _{OUT} Differential = -1V to 1V	100	105	110	Ω
Common Mode Impedance	Z _{cm}	0V to 2.5V	100	200	300	Ω
Output Capacitance	Co	LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V		2.5		рF
Output Leakage	I _{LEAK}	LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V,			2	μA
		$V_{LINE} = 0$ to 4V, $T_A = 25$ °C				
		LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V,		1		μA
		$V_{\text{TERM}} = 0V$, $V_{\text{LINE}} = 2.7V$				
Mode Change Delay	t _{DF}	DIFFSENSE = 1.4V to 0V		115		m
DIFFSENSE Section			•			
DIFFSENSE Output Voltage	V _{DIFF}		1.2	1.3	1.4	٧
DIFFSENSE Output Source Current	I _{DIFF}	$V_{\text{DIFF}} = OV$	5.0		15.0	m/
DIFFSENSE Sink Current	I _{SINK(DIFF)}	$V_{DIFF} = 2.75V$			200	μ/
DIFFSENSE Output Leakage	I _{LEAK(DIFF)}	LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V,			10	μ/
	== =====	$T_A = 25$ °C				
Single-Ended Termination Sec	tion		•			
Termpwr Supply Current	SE I _{cc}	All term lines = Open, Master/Slave = 0V		7	10	m
		All term lines = 0.2V, Master/Slave = 0V		214	226	m/
		LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V		15	35	μA
Terminator Output High Volt	V _o		2.6	2.85		٧
Output Current	I _o	V _{OUT} = 0.2V	21	23	24	m,
Sink Current	I _{SINK}	V _{OUT} = 4V, All lines	45	65		m/
Output Capacitance	C	LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V		2.5		pl
Leakage Current	I _{LEAK}	LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V,			2	μ/
-	LLCAN	$V_{OIII} = 0 \text{ to } 4V, T_A = 25^{\circ}C$				Ι΄
		LX5241/5243: DISCONNECT > 2.0V, LX5242: DISCONNECT < 0.8V,		1		μ/
		$V_{\text{TERM}} = \text{Open}, V_{\text{LINE}} = 2.7V, T_{A} = 25^{\circ}\text{C}$				1

Note 3. Open circuit failsafe voltage.



PRODUCTION DATA SHEET

			ECTRICAL CHARACTERISTICS				
Parameter	s	ymbol	Test Conditions	LX5241 / 5242			Units
Parameter		yiilooi	libor rest conditions		Тур.	Max.	
Single-Ended Termina	tion Section (c	ontinue	d)				
Ground Driver Impedance	S	Z_{G}	I = 1mA			100	Ω
Thermal Shutdown					150		°C
DISCONNECT Section				•			
DISCONNECT Thresholds		V _{TH}		0.8		2.0	٧
Input Current	LX5241/43	I _{IL}	DISCONNECT = 0V			10	μA
	LX5242	I _{IL}	DISCONNECT = 0V		100		nA
	LX5241/43	I _{IH}	DISCONNECT = 2.4V		100		nA
	LX5242	Ι _{ΙΙ}	DISCONNECT = 2.4V			10	μA
MASTER / SLAVE Section	on			-			
MASTER / SLAVE Threshold	ds \	V _{TH (MS)}		0.8		2.0	٧
Input Current		I _{IL (MS)}	MASTER / $\overline{\text{SLAVE}} = 0V$			10	μΑ
		I _{IH (MS)}	MASTER / SLAVE = 2.4V		100		nA

BLOCK DIAGRAM




FIGURE 1 — LX5241/5242 Block Diagram



PRODUCTION DATA SHEET

FUNCTIONAL PIN DESCRIPTION				
Pin Designator	Description			
1-, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-6	Negative signal termination lines for LVD mode. Signal termination lines for SE mode.			
1+, 2+, 3+, 4+, 5+, 6+, 7+, 8+, 9+	Positive signal termination lines for LVD mode. Pseudo-ground lines for SE mode.			
V _{TERM}	Power supply pin for terminator. Connect to SCSI bus TERMPWR. Must be decoupled by one $4.7\mu\text{F}$ low-ESR capacitor for every three terminator devices. It is absolutely necessary to connect this pin to the decoupling capacitor through a very low impedance (big traces on PCB). Keeping distances very short from the decoupling capacitors to the V_{TERM} pin is also critical. The value of the decoupling capacitor is somewhat layout dependant and some applications may benefit from high-frequency decoupling with $0.1\mu\text{F}$ capacitors right at V_{TERM} pin.			
DISCONNECT6	Enables / disables terminator. See Power Down Function Table for logic levels per device.			
GND6	Terminator ground pin. Connect to ground.			
MASTER / SLAVE6	Sometimes referred to as M/S pin in this data sheet. Used to select which terminator is the controlling device. MASTER/SLAVE pin High or Open enables the DIFFSENSE output drive. Please see MASTER/SLAVE Function Table.			
DIFFSENSE6	This is a dual function pin. It drives the SCSI bus DIFFSENS line. It is also the sense pin to detect the SCSI bus mode (LVD, SE or HVD). DIFFSENSE output drive can be disabled with Low level on the MASTER/SLAVE pin. Please see DIFFSENSE and MASTER/SLAVE Function Tables. Internally connected to DIFFB pin through 20kOhm resistor.			
DIFFB6	Internally connected to DIFFSENSE pin through 20kOhm resistor. It can be used as a mode sense pin when the device is a non-controlling terminator (MASTER/SLAVE pin is Low). An RC filter (20kOhm / 0.1µF) is not required on the LX5241/42/43, as it has an internal timer.			
SE6	Single-ended output; when High, terminator is operating in SE mode.			
LVD6	Low Voltage Differential output. When High, terminator is operating in LVD mode.			
HVD6	High Voltage Differential output. When High, terminator is operating in HVD mode.			
HEATSINK6	Attached to die mounting pad, but not bonded to GND pin. Pins should be considered a heat sink only, and not a true ground connection. It is recommended that these pins be connected to ground, but can be left floating.			



PRODUCTION DATA SHEET

APPLICATION SCHEMATIC HOST PERIPHERAL TERMPOWER TERMPOWER V_{TERM} V_{TERM} 1-Data Lines (9) LX5241 / 42 LX5241 / 42 LX5243 LX5243 DISCONNECT DISCONNECT DISCONNECT DISCONNECT M/S DIFFSENSE M/S DIFFSENSE GND GND DIFFB* DIFFB* LX5241 / 42 LX5241 / 42 Data Lines (9) LX5243 LX5243 DISCONNECT DISCONNECT M/S DIFFSENSE M/S DIFFSENSE GND GND DIFFB* DIFFB* V_{TERM} V_{TERM} LX5241 / 42 LX5241 / 42 Control Lines (9) LX5243 LX5243 DISCONNECT DISCONNECT DIFFSENSE M/S M/S DIFFSENSE GND GND DIFFB* DIFFB*

* DIFFB Pin not present on LX5241/5242 CPW Package . Must connect DIFFSENS signal to DIFFSENSE pin on PW package.

FIGURE 2 — Linfinity ONLY Application Schematic



PRODUCTION DATA SHEET

APPLICATION SCHEMATIC HOST PERIPHERAL TERMPOWER TERMPOWER Data Lines (9) LX5241 / 42 LX5241 / 42 LX5243 LX5243 DISCONNECT DISCONNECT DISCONNECT DISCONNECT M/S DIFFSENSE M/S DIFFSENSE 20k 20k GND GND 0.1µF 0.1µF N C Pin 1 1-LX5241 / 42 Data Lines (9) LX5241 / 42 LX5243 LX5243 9-9+ 9+ DISCONNECT DISCONNECT M/S DIFFSENSE M/S DIFFSENSE GND N.C. 1-LX5241 / 42 LX5241 / 42 Control Lines (9) LX5243 LX5243 9-9+ DISCONNECT DISCONNECT M/S DIFFSENSE DIFFSENSE GND GND DIFFB DIFFB * The capacitor on Pin 1 can be placed on the LX5241CDB, LX5242CDB or the LX5243CPW to be pin-compatible with other devices. This V_{REG}/REF capacitor is not required.

FIGURE 3 — Suggested Linfinity LX5241/5242/5243 Universal Application Schematic

UltraMAX is a trademark of LinFinity Microelectronics Inc.

(Please Reference Manufacturer's Current Data Sheet To Ensure Compatibility)

PRELIMINARY DATA - Information contained in this document is pre-production data, and is proprietary to LinFinity. It may not modified in any way without the express written consent of LinFinity. Product referred to herein is offered in sample form only, and Linfinity reserves the right to change or discontinue this proposed product at any time.

