

PRECISION VOLTAGE REGULATOR

DESCRIPTION

This monolithic voltage regulator is designed for use with either positive or negative supplies as a series, shunt, switching, or floating regulator with currents up to 150mA. Higher current requirements may be accommodated through the use of external NPN or PNP power transistors. This device consists of a temperature compensated reference amplifier, error amplifier, power series pass transistor, current limit, and remote shutdown circuitry.

The SG723 will operate over the full military ambient temperature range of -55°C to 125°C.


FEATURES

- Positive or negative supply operation
- Series, shunt, switching or floating operation
- Low line and load regulation
- Output adjustable from 2V to 37V
- Output current to 150 mA
- Low standby current drain
- 0.002%/°C average temperature variation

HIGH RELIABILITY FEATURES - SG723

- ◆ Available to MIL-STD-883 and DESC SMD
- ◆ MIL-M38510/10201BHA - JAN 723F
- ◆ MIL-M38510/10201BIA - JAN 723T
- ◆ MIL-M38510/10201BCA - JAN723J
- ◆ Radiation data available
- ◆ LMI level "S" processing available

BLOCK DIAGRAM



* V_C IS INTERNALLY CONNECTED TO V_{IN} FOR T PACKAGE.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Pulse (50 ms) Input Voltage from V_{IN} to V-	50V
Continuous Input Voltage from V_{IN} to V-	40V
Input to Output Voltage Differential	40V
Maximum Output Current	150mA
Current from V_Z (J-Package only)	25 mA

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DATA

J Package:

Thermal Resistance-Junction to Case, θ_{JC}	30°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	80°C/W

T Package:

Thermal Resistance-Junction to Case, θ_{JC}	25°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	130°C/W

F Package:

Thermal Resistance-Junction to Case, θ_{JC}	80°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	145°C/W

L Package:

Thermal Resistance-Junction to Case, θ_{JC}	35°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	120°C/W

Current from V_{REF}	15mA
Operating Junction Temperature	
Hermetic (T, J, F, L-Packages)	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 Seconds)	300°C

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DATA

J Package:

Thermal Resistance-Junction to Case, θ_{JC}	30°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	80°C/W

T Package:

Thermal Resistance-Junction to Case, θ_{JC}	25°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	130°C/W

F Package:

Thermal Resistance-Junction to Case, θ_{JC}	80°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	145°C/W

L Package:

Thermal Resistance-Junction to Case, θ_{JC}	35°C/W
Thermal Resistance-Junction to Ambient, θ_{JA}	120°C/W

Note A. Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

Note B. The above numbers for θ_{JC} are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The θ_{JA} numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

RECOMMENDED OPERATING CONDITIONS (Note 2)

Input Voltage Range	(V_{OUT} +4.5V) to 38 V
Output Current Range	5mA to 45mA
Reference Current	5mA

Zener Current (J-Package only)	5mA
Operating Ambient Temperature Range	
SG723	-55°C to 125°C

Note 2. Range over which the device is functional.

ELECTRICAL CHARACTERISTICS







(Unless otherwise specified, these specifications apply for the operating ambient temperature of $T_A = 25^\circ\text{C}$, $V_{IN} = V_C = 12\text{V}$, $V_- = 0\text{V}$, $V_{OUT} = 5\text{V}$, $I_L = 1\text{mA}$, $R_{SC} = 0\Omega$, $C_1 = 100\text{pF}$, and divider impedance as seen by error amplifier $\leq 10\text{K}\Omega$. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions	SG723			Units
		Min.	Typ.	Max.	
Input Voltage Range		9.5		40	V
Output Voltage Range		2.0		37	V
Input to Output Differential		3.0		38	V
Line Regulation (Note 3)	$V_{IN} = 12\text{V}$ to 15V $T_A = T_{MIN}$ to T_{MAX}	0.01	0.1	% V_{OUT}	
	$V_{IN} = 12\text{V}$ to 40V	0.3		% V_{OUT}	
Load Regulation (Note 3)	$I_L = 1$ to 50 mA $T_A = T_{MIN}$ to T_{MAX}	0.02	0.2	% V_{OUT}	
		0.03	0.15	% V_{OUT}	
Ripple Rejection	$f = 50$ Hz to 10KHz $C_{REF} = 0$	74			dB
	$C_{REF} = 5\mu\text{F}$	86			dB
Temperature Stability (Note 4)	$T_A = T_{MIN}$ to T_{MAX}	0.002	0.015	%/°C	
Short Circuit Current Limit	$R_{SC} = 10\Omega$	65			mA
Reference Voltage		6.95	7.15	7.35	V
Output Noise Voltage	$BW = 100\text{Hz}$ to 10KHz $C_{REF} = 0$	20			μV_{rms}
	$C_{REF} = 5\mu\text{F}$	2.5			μV_{rms}
Standby Current Drain	$I_L = 0$, $V_{IN} = 30\text{V}$	2.3		3.5	mA
Long Term Stability		0.1			%/Khr



Note 3. Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

Note 4. These parameters, although guaranteed, are not tested in production.

CHARACTERISTIC CURVES

FIGURE 1.
LOAD REGULATIONFIGURE 2.
MAXIMUM LOAD CURRENTFIGURE 3.
CURRENT LIMITING CHARACTERISTICSFIGURE 4.
REGULATION VS. INPUT-OUTPUT VOLTAGE
REGULATIONFIGURE 5.
STANDBY CURRENT DRAINFIGURE 6.
TRANSIENT RESPONSE

APPLICATION INFORMATION

FIGURE 7 - BASIC LOW VOLTAGE REGULATOR
 $V_{OUT} = 2V \text{ TO } 7V$ FIGURE 8 - BASIC HIGH VOLTAGE REGULATOR
 $V_{OUT} = 7V \text{ TO } 37V$

APPLICATION INFORMATION (continued)



FIGURE 9 - HIGH CURRENT REGULATOR
EXTERNAL NPN TRANSISTOR I_L = 1.0A

FIGURE 10 - NEGATIVE VOLTAGE REGULATOR

CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No.	Ambient Temperature Range	Connection Diagram																																																																						
14-PIN CERAMIC DIP J - PACKAGE	SG723J/883B JAN723J SG723J	-55°C to 125°C -55°C to 125°C -55°C to 125°C	<table border="1"> <tr><td>N.C.</td><td>1</td><td>14</td><td>N.C.</td></tr> <tr><td>CURRENT LIMIT</td><td>2</td><td>13</td><td>FREQ. COMPENSATION</td></tr> <tr><td>CURRENT SENSE</td><td>3</td><td>12</td><td>V_{IN}</td></tr> <tr><td>INVERTING INPUT</td><td>4</td><td>11</td><td>V_C</td></tr> <tr><td>NON-INVERTING INPUT</td><td>5</td><td>10</td><td>V_{OUT}</td></tr> <tr><td>V_{REF}</td><td>6</td><td>9</td><td>V_Z</td></tr> <tr><td>V₋</td><td>7</td><td>8</td><td>N.C.</td></tr> </table>	N.C.	1	14	N.C.	CURRENT LIMIT	2	13	FREQ. COMPENSATION	CURRENT SENSE	3	12	V _{IN}	INVERTING INPUT	4	11	V _C	NON-INVERTING INPUT	5	10	V _{OUT}	V _{REF}	6	9	V _Z	V ₋	7	8	N.C.																																										
N.C.	1	14	N.C.																																																																						
CURRENT LIMIT	2	13	FREQ. COMPENSATION																																																																						
CURRENT SENSE	3	12	V _{IN}																																																																						
INVERTING INPUT	4	11	V _C																																																																						
NON-INVERTING INPUT	5	10	V _{OUT}																																																																						
V _{REF}	6	9	V _Z																																																																						
V ₋	7	8	N.C.																																																																						
10-PIN METAL CAN T - PACKAGE	SG723T/883B JAN723T SG723T	-55°C to 125°C -55°C to 125°C -55°C to 125°C	<p>(Notes 3 & 4)</p> <table border="1"> <tr><td>CURRENT LIMIT</td><td>10</td><td>1</td><td>N.C.</td></tr> <tr><td>CURRENT SENSE</td><td>1</td><td>9</td><td>FREQ. COMP.</td></tr> <tr><td>INVERTING INPUT</td><td>2</td><td>8</td><td>V_{IN}</td></tr> <tr><td>NON-INVERTING INPUT</td><td>3</td><td>7</td><td>V_C</td></tr> <tr><td>V_{REF}</td><td>4</td><td>6</td><td>V_{OUT}</td></tr> <tr><td>V₋</td><td>5</td><td>5</td><td>V₋</td></tr> </table>	CURRENT LIMIT	10	1	N.C.	CURRENT SENSE	1	9	FREQ. COMP.	INVERTING INPUT	2	8	V _{IN}	NON-INVERTING INPUT	3	7	V _C	V _{REF}	4	6	V _{OUT}	V ₋	5	5	V ₋																																														
CURRENT LIMIT	10	1	N.C.																																																																						
CURRENT SENSE	1	9	FREQ. COMP.																																																																						
INVERTING INPUT	2	8	V _{IN}																																																																						
NON-INVERTING INPUT	3	7	V _C																																																																						
V _{REF}	4	6	V _{OUT}																																																																						
V ₋	5	5	V ₋																																																																						
10-PIN CERAMIC FLAT PACK F - PACKAGE	JAN723F	-55°C to 125°C	<p>(Note 3)</p> <table border="1"> <tr><td>CURRENT SENSE</td><td>1</td><td>10</td><td>CURRENT LIMIT</td></tr> <tr><td>INVERTING INPUT</td><td>2</td><td>9</td><td>FREQ. COMP.</td></tr> <tr><td>NON-INVERTING INPUT</td><td>3</td><td>8</td><td>V_{IN}</td></tr> <tr><td>V_{REF}</td><td>4</td><td>7</td><td>V_C</td></tr> <tr><td>V₋</td><td>5</td><td>6</td><td>V_{OUT}</td></tr> </table>	CURRENT SENSE	1	10	CURRENT LIMIT	INVERTING INPUT	2	9	FREQ. COMP.	NON-INVERTING INPUT	3	8	V _{IN}	V _{REF}	4	7	V _C	V ₋	5	6	V _{OUT}																																																		
CURRENT SENSE	1	10	CURRENT LIMIT																																																																						
INVERTING INPUT	2	9	FREQ. COMP.																																																																						
NON-INVERTING INPUT	3	8	V _{IN}																																																																						
V _{REF}	4	7	V _C																																																																						
V ₋	5	6	V _{OUT}																																																																						
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE	SG723L/883B SG723L	-55°C to 125°C -55°C to 125°C	<table border="1"> <tr><td>1. FREQ. COMP.</td><td>3</td><td>2</td><td>1</td><td>20</td><td>19</td><td>11. N.C.</td></tr> <tr><td>2. CURRENT LIMIT</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>12. V_Z</td></tr> <tr><td>3. CURRENT SENSE</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>13. N.C.</td></tr> <tr><td>4. N.C.</td><td>8</td><td>9</td><td>10</td><td>11</td><td>12</td><td>14. V_{OUT}</td></tr> <tr><td>5. INVERTING INPUT</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15. N.C.</td></tr> <tr><td>6. N.C.</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td><td>16. N.C.</td></tr> <tr><td>7. N. I. INPUT</td><td>14</td><td>15</td><td>16</td><td>17</td><td>18</td><td>17. N.C.</td></tr> <tr><td>8. V_{REF}</td><td>16</td><td>17</td><td>18</td><td>19</td><td>20</td><td>18. V_C</td></tr> <tr><td>9. N.C.</td><td>18</td><td>19</td><td>20</td><td>1</td><td>2</td><td>19. N.C.</td></tr> <tr><td>10. V₋</td><td>20</td><td>1</td><td>2</td><td>3</td><td>4</td><td>20. V_{IN}</td></tr> </table>	1. FREQ. COMP.	3	2	1	20	19	11. N.C.	2. CURRENT LIMIT	4	5	6	7	8	12. V _Z	3. CURRENT SENSE	6	7	8	9	10	13. N.C.	4. N.C.	8	9	10	11	12	14. V _{OUT}	5. INVERTING INPUT	10	11	12	13	14	15. N.C.	6. N.C.	12	13	14	15	16	16. N.C.	7. N. I. INPUT	14	15	16	17	18	17. N.C.	8. V _{REF}	16	17	18	19	20	18. V _C	9. N.C.	18	19	20	1	2	19. N.C.	10. V ₋	20	1	2	3	4	20. V _{IN}
1. FREQ. COMP.	3	2	1	20	19	11. N.C.																																																																			
2. CURRENT LIMIT	4	5	6	7	8	12. V _Z																																																																			
3. CURRENT SENSE	6	7	8	9	10	13. N.C.																																																																			
4. N.C.	8	9	10	11	12	14. V _{OUT}																																																																			
5. INVERTING INPUT	10	11	12	13	14	15. N.C.																																																																			
6. N.C.	12	13	14	15	16	16. N.C.																																																																			
7. N. I. INPUT	14	15	16	17	18	17. N.C.																																																																			
8. V _{REF}	16	17	18	19	20	18. V _C																																																																			
9. N.C.	18	19	20	1	2	19. N.C.																																																																			
10. V ₋	20	1	2	3	4	20. V _{IN}																																																																			

Note 1. Contact factory for JAN and DESC product availability.
2. All packages are viewed from the top.

Note 3. V_Z output is not available in T, F-packages.
4. Pin 5 is connected to case.