


PRELIMINARY DATA SHEET DRAFT

DISTINCTIVE CHARACTERISTICS

- 256 x 64-bit CMOS Content-addressable Memory (CAM) with 16-bit I/O for compatibility with the MU9C5480
- New faster compare speed of 70 ns.
- Dual configuration register set (Control, Segment Control, Mask Register 1, Address Register, and Persistent Source and Destination) for rapid context switching
- Shiftable Comparand and Mask Register 2 to assist in proximate matching algorithms
- Increased flexibility of the patented CAM/RAM partitioning
- Added /MA and /MM output flags to enable faster system performance

- Readable Device ID
 - Selectable faster operating mode with no wait states after a no-match
 - Validity bits of entries are stored in the Status register after a read or move from memory operation
- · Single cycle reset for Segment Control register
- External Reset pin works in parallel to internal Power
 On Reset circuitry
- Packaged in an industry-standard 44-pin PLCC package to be socket compatible with the MU9C5480A, MU9C1480A and MU9C2480A.
- · Low power off a 5 volt supply



GENERAL DESCRIPTION

The MU9C3480A LANCAM is a 256 x 64-bit Contentaddressable Memory (CAM), designed for address filtering applications in Local-area Network (LAN) bridges and routers. The architecture of the LANCAM allows a network station list of any length to be searched in a single memory transaction. This device is also well-suited for other high-speed data search applications such as virtual memories, optical and magnetic disk caches, data base accelerators, data compressors, and image processors.

Content-addressable Memories, also known as Associative Memories, operate in the converse way to Random Access

Memories. In a RAM, the input to the device is an address, and the output is the data stored at that address. In a CAM, the input is a data sample and the output is a flag to indicate a match and the address of the matching data. As a result, a CAM searches large data bases for matching data in a short, constant time period, no matter how many entries are in the data base. The ability to search data words up to 64 bits wide allows large address spaces to be searched rapidly and efficiently. A patented architecture links each CAM entry to associated data and makes this data available for use after a successful compare operation.

LANCAM, the MUSIC logo, and the phrase "MUSIC Semiconductors" are registered trademarks of MUSIC Semiconductors. MUSIC is a trademark of MUSIC Semiconductors. Certain features of this device are patented under US Patent 5,383,146.

15 April 1997 Rev. 1.0 Draft Web

OPERATIONAL OVERVIEW


To use the LANCAM, the user loads the data into the Comparand register, which is automatically compared to all valid CAM locations. The device then indicates whether or not one or more of the valid CAM locations contains data that matches the target data. The status of each CAM location is determined by two validity bits at each memory location. The two bits are encoded to render four validity conditions: Valid, Skip, Empty, and Random Access. The memory can be partitioned into CAM and associated RAM segments on 16-bit boundaries. By using one of the two available mask registers, the CAM/RAM partitioning can effectively be set at any arbitrary size between zero and 64 bits.

The MU9C3480A LANCAM's internal data path is 64 bits wide for rapid internal comparison and data movement. A data translation facility converts between IEEE 802.3 (CSMA/CD "Ethernet") and 802.5 (Token Ring) address formats. Vertical cascading of additional LANCAMs in a daisy-chain fashion extends the CAM memory depth for large data bases. Cascading requires no external logic. Loading data to the Control, Comparand a mask registers automatically triggers a compare, and compares may also be initiated by a command to the device. Associated RAM data is available immediately after a successful compare operation. The Status register reports the results of

compares including all flags and addresses. Two mask registers are available and can be used in two different ways: to mask comparisons or to mask data writes. The random access validity flag allows additional masks to be stored in the CAM array where they may be retrieved rapidly.

The device is controlled by a simple four-wire control interface and commands loaded into the Instruction decoder. A powerful instruction set increases the control flexibility and minimizes software overhead. Additionally, dedicated pins for match and multiple-match flags enhance performance when the device is controlled by a state machine. These and other features make the LANCAM a powerful associative memory that drastically reduces search delays.

Skip Bit	Empty Bit	Entry Type
0	0	Valid
0	1	Empty
1	0	Skip
1	1	RAM
Table 1: E	ntry Types vs.	Validity Bits



DQ15-DQ0 (Data Bus, I/O, Three-state TTL)

The DQ15-DQ0 lines convey data, commands and status to and from the MU9C3480A. The direction and nature of the information that flows to or from the device is controlled by the states of /W and /CM, respectively. When /E is HIGH, DQ15-DQ0 go to Hi-Z.

/E (Chip Enable, Input, TTL)

The /E input enables the device while LOW. The falling edge registers the control signals /W, /CM, /EC. The rising edge locks the daisy chain, turns off the DQ pins, and clocks the Destination and Source Segment counters. The four cycle types enabled by /E are shown in Table 2.

PIN DESCRIPTIONS (CONT'D)

/W (Write Enable, Input, TTL)

The /W input selects the direction of data flow during a device cycle. /W LOW selects a Write cycle, and /W HIGH selects a Read cycle.

/CM (Data/Command Select, Input, TTL)

The /CM input selects whether the input signals on DQ15-DQ0 are data or commands. /CM LOW selects Command cycles, and /CM HIGH selects Data cycles.

/EC (Enable Daisy Chain, Input, TTL)

The /EC signal performs two functions. The /EC input enables the /MF output to show the results of a comparison. If /EC is LOW at the falling edge of /E in a given cycle, the /MF output is enabled. Otherwise, the /MF output is held HIGH. The /EC signal also enables the /MF-/MI daisy-chain, which serves to select the device with the highest-priority match in a string of LANCAMS. Tables 8a and 8b explain the effect of the /EC signal on a device with and without a match in both the 1480 and 2480 modes. /EC must be HIGH during initialization.

/MF (Match Flag, Output, TTL)

The /MF output goes LOW when one or more valid matches occur during a compare cycle. /MF becomes valid after /E goes HIGH on the cycle that enables the daisy chain (the first cycle that /EC is registered LOW by the previous falling edge of /E; see Figure 6). In a daisy-chain, valid match(es) in higher priority devices are passed from the /MI input to /MF. If the daisy chain is enabled but the match flag is disabled in the control register, the /MF output only depends on the /MI input of the device (/MF=/MI). /MF is HIGH if there is no match or when the daisy chain is disabled (/E goes HIGH when /EC was HIGH on the previous falling edge of /E). The System Match flag is the /MF pin of the last device in the daisy-chain. /MF will be reset when the active configuration register set is changed.

/MI (Match Input, Input, TTL)

The /MI input prioritizes devices in vertically cascaded systems. It is connected to the /MF output of the previous (next higher-priority) device in the daisy chain. The /MI pin on the highest priority device must be tied HIGH.

/W	/CM	Cycle Type
LOW	LOW	Command Write Cycle
LOW	HIGH	Data Write Cycle
HIGH	LOW	Command Read Cycle
HIGH	HIGH	Data Read Cycle
	Table	2: I/O Cycles

/MA (Device Match Flag, Output, TTL)

The /MA output is LOW when one or more valid matches occur during the current or the last previous compare cycle. The /MA output is not qualified by /EC or /MI, and reflects the match flag from that specific device's Status register. /MA will be reset when the active register set is changed.

/MM (Device Multiple Match Flag, Output, TTL)

The /MM output is LOW when more than one valid match occurs during the current or the last previous compare cycle. The /MM output is not qualified by /EC or /MI, and reflects the multiple match flag from that specific device's Status register. /MM will be reset when the active register set is changed.

/FF (Full Flag, Output, TTL)

If enabled in the control register, the /FF output goes LOW when no empty memory locations exist within the device (and in the daisy-chain above the device as indicated by the /FI pin). The System Full flag is the /FF pin of the last device in the daisy chain, and the Next Free address resides in the device with /FI LOW and /FF HIGH. If disabled in the control register, the /FF output only depends on the /FI input (/FF = /FI).

/FI (Full Input, Input, TTL)

The /FI input generates a CAM-Memory-System-Full indication in vertically cascaded systems. It is connected to the /FF output of the previous (next-higher priority) device in the daisy chain. The /FI pin on the highest priority device must be tied LOW.

/RESET (Reset, Input, TTL)

Driving the /RESET pin LOW resets the device to the conditions shown in Table 5. The hardware reset operates in parallel with the internal Power-on-reset circuitry, which sets the device to the same conditions. For compatibility with the MU9C5480, the /RESET pin has an internal pull-up resistor and may be left unconnected. The /RESET pin should be driven by TTL levels, not directly by an RC timeout. /E must be kept HIGH during /RESET.

VCC, GND (Positive Power Supply, Ground)

These pins are the power supply connections to the MU9C3480A. VCC must meet the requirements in the Operating Conditions section relative to the GND pins, which are at 0 Volts (system reference potential), for correct operation of the device. The ground connections on pins 1 and 23 are connected to the internal ground system and may be left unconnected for compatibility with existing MU9C5480 layouts; however, they must be connected to the ground plane for 70ns performance.

FUNCTIONAL DESCRIPTION

The MU9C3480A LANCAM is a 256 x 64-bit Content-addressable Memory (CAM) for network address filtering, virtual memory, data compression, cache, and table look-up applications. The MU9C3480A contains 16,384 (16K) usable bits of static CAM, organized as 256 64-bit Data fields. Each Data field can be partitioned into a CAM and a RAM subfield on 16-bit boundaries. The contents of the memory can be randomly accessed or associatively accessed by the use of a compare. During automatic Comparison cycles, data in the Comparand register is automatically compared with the "Valid" CAM section of the memory array. The device ID of 341H can be read using a TCO PS instruction.

The data inputs and outputs of the MU9C3480A LANCAM are multiplexed for data and instructions over a 16-bit I/O bus. Internally, data is handled on a 64-bit basis, since the Comparand register, the Mask registers, and each memory entry is 64 bits wide. Memory entries are globally configurable into CAM and RAM segments on 16-bit boundaries, as described in Patent 5,383,146 assigned to US MUSIC Semiconductors. Seven different CAM/RAM splits are possible, with the CAM width going from one to four segments, and the remaining RAM width going from three to zero segments. Finer resolution on compare width is possible by invoking a Mask register during a compare, which does global masking on a bit basis. The CAM subfield contains the Associative data which enters into Compares, while the RAM subfield contains the Associated data which is not compared. In LAN Bridges, the RAM subfield could hold, for example, port-address and aging information related to the destination or source address information held in the CAM subfield of a given location. In a translation application, the CAM field could hold the dictionary entries, while the RAM field holds the translations, with almost instantaneous response.

Each entry has two validity bits (known as Skip bit and Empty bit) associated with it to define its particular type: Empty, Valid, Skip, or RAM. When data is written to the active Comparand register and the active Segment Control register reaches its terminal count, the contents of the Comparand register are automatically compared with the CAM portion of all the Valid entries in the memory array. For added versatility, the Comparand register can be barrel-shifted right or left one bit at a time. A Compare instruction can then be used to force another compare between the Comparand register and the CAM portion of memory entries of any one of the four validity types. After a Read or Move from Memory operation, the validity bits of the location read or moved will be copied into the Status register, where they can be read from the Status register using Command Read cycles.

Data can be moved from one of the data registers (CR, MR1, or MR2) to a memory location that is based on the

results of the last comparison (Highest Priority Match or Next free), or to an absolute address, or to the location pointed to by the active Address register. Data can also be written directly to the memory from the DQ bus using any of the above addressing modes, with the Address register directly loaded or set to increment or decrement, allowing DMA-type reading or writing from memory.

Two sets of configuration registers (Control, Segment Control, Address, Mask Register 1, and the Persistent Source and Destination) are provided to permit rapid context switching between foreground and background activities. Writes, reads, moves and compares are controlled by the currently active set of configuration registers. The foreground set would typically be pre-loaded with values useful for comparing input data, often called filtering, while the background set would be pre-loaded with values useful for housekeeping activities such as purging old entries. Moving from the foreground task of filtering to the background task of purging can be done by issuing a single instruction to change the current set of configuration registers. The match condition of the device is reset whenever the active register set is changed.

The active Control register determines the operating conditions within the device. Conditions set by this register's contents are Reset, enable or disable Match flag, enable or disable Full flag, default data translation, CAM/RAM partitioning, disable or select masking conditions, disable or select auto-incrementing or -decrementing the Address register, and to set 1480-compatible or 2480-enhanced modes. The active Segment Control register contains separate counters to control the writing of 16-bit data segments to the selected persistent destination, and to control the reading of 16-bit data segments from the selected persistent source.

There are two active Mask registers at any one time, which can be selected to mask comparisons or data writes. Mask Register 1 has both a foreground and background mode to support rapid context switching. Mask Register 2 does not have this mode, but can be shifted left or right one bit at a time. For masking comparisons, data stored in the active selected Mask register determines which bits of the Comparand are compared against the valid contents of the Memory. If a bit is set HIGH in the Mask register, the same bit position in the Comparand register becomes a "don't care" for the purpose of the comparison with all the memory locations. During a Write cycle, data in the selected active Mask register can also determine which bits in the destination will be updated. If a bit is HIGH in the Mask register, the corresponding bit of the destination is unchanged during the Write cycle.

The Match line associated with each memory address is fed into a Priority encoder where multiple responses

FUNCTIONAL DESCRIPTION (CONT'D)

are resolved, and the address of the highest-priority responder (the lowest numerical match address) is generated. In the LAN Bridge application, a multiple response might indicate an error. In other applications the existence of multiple responders may be valid.

Control of these devices is via four input control signals and by commands loaded into an Instruction decoder. Two of the four input control signals determine the cycle type. The control signals tell the device whether the data on the I/O bus represents Data or a Command, and is Input or Output. Commands are decoded by Instruction logic and control moves, forced compares, validity bit manipulations, and the data path within the device. Registers (Control, Segment Control, Address, Next Free Address, etc.) are accessed using Temporary Command Override instructions. The data path from the DQ bus to/from data resources (Comparand, Masks, and Memory) within the device are set until changed by Select Persistent Source and Destination instructions.


After a Compare cycle caused by either a Data Write to the Comparand or Mask registers or a forced Compare, the Status register contains the address of the Highest Priority Matching location in that device, concatenated with its Page Address, along with flags indicating internal Match, Multiple Match, and Full. When the Status register is read with a Command Read cycle, the device with the Highest Priority match will respond, outputting the System Match Address to the DQ bus. The internal Match (/MA) and Multiple match (/MM) flags are also output on pins. Another set of flags (/MF and /FF) that are qualified by the match and full flags of previous devices in the system are also available directly on output pins, and are independently daisy-chained to provide System Match and Full flags in vertically cascaded LANCAM arrays. In such arrays,

if no match occurs during a comparison, read access to the memory, and all the registers except the Next Free Register, is denied to prevent device contention. In a daisy chain, all devices will respond to Command and Data Writes, depending on the conditions shown in Tables 8a and 8b, unless the operation involves the Highest Priority Match address or the Next Free Address; in which case, only the specific device having the Highest Priority Match or the Next Free Address will respond.

A Page Address register in each device simplifies vertical expansion in systems using more than one LANCAM. This register is loaded with a specific device address during system initialization, which then serves as the higher-order address bits. A Device Select register allows the user to target a specific device within a vertically cascaded system by setting it equal to the Page Address register value, or to address all the devices in a string at the same time by setting the Device Select value to FFFH.

Figure 2a shows expansion using a daisy-chain. Note that system flags are generated without the need for external logic. The Page Address register allows each device in the vertically cascaded chain to supply its own address in the event of a match eliminating the need for an external Priority encoder to calculate the complete Match address at the expense of the ripple-through time to resolve the Highest-priority match. The Full flag daisy-chaining allows Associative writes using a Move to Next Free Address instruction which does not need a supplied address.

Figure 2b shows an external PLD implementation of a simple priority encoder to resolve the Highest-priority match and gate the /E signal to each device for systems requiring maximum performance.



OPERATIONAL CHARACTERISTICS

Throughout the following, "aaaH" represents a three-digit hexadecimal number "aaa," while "bbB" represents a two-digit binary number "bb." All memory locations are broken into 16-bit segments. Segment 0 corresponds with the lowest order bits (bits 15-0) while the higher segments, labeled 1, 2, and 3, contain bits 31-16, 47-32 and 63-48, respectively.

THE CONTROL BUS

Refer to the Block Diagram for the following discussion. The primary control mechanism for the MU9C3480A are the input signals Chip Enable (/E), Write Enable (/W), Command Enable (/CM), and Enable Daisy Chain (/EC). The /EC input of the Control bus is responsible for enabling the /MF Match flag output when LOW, and controlling the daisy-chain operation. The secondary control mechanism of the MU9C3480A is by instructions which are decoded by the Instruction decoder. Logical combinations of the Control Bus inputs, coupled with the execution of Select Persistent Source (SPS), Select Persistent Destination (SPD), and Temporary Command Override (TCO) instructions, allow the I/O operations to and from the DQ15-DQ0 lines to the internal resources, as shown in Table 3.

The default source and destination for Data Read and Write cycles is the Comparand register. This default state can be overridden independently by executing a Select Persistent Source or Select Persistent Destination instruction, selecting a different source or destination for data. Subsequent Data Read or Data Write cycles will access that source or destination until another SPS or SPD instruction is executed. The currently selected persistent source or destination can be read back via a TCO PS or PD instruction. The sources and destinations available for persistent access are those resources on the 64-bit bus: Comparand register, Mask Register 1, Mask Register 2, and the Memory array.

The default destination for Command Write cycles is the Instruction decoder, while the default source for Command Read cycles is the Status register.

Access to the Control register, the Page Address register, the Segment Control register, the Address register, the Next Free Address register, and Device Select register is by Temporary Command Override (TCO) instructions which are only active for one Command Read or Write cycle after being loaded into the Instruction decoder.

The data and control interfaces to the MU9C3480A are synchronous. During a Write cycle, the Control and Data inputs are registered by the falling edge of /E. When writing to the persistently selected data destination, the Destination Segment counter is clocked by the rising edge of /E. During a Read cycle, the Control inputs are registered by the falling edge of /E, and the Data outputs are enabled while /E is LOW. When reading from the persistently selected data source, the Source Segment counter is clocked by the rising edge of /E.

THE REGISTER SET

The Control, Segment Control, Address, Mask Register 1, and the Persistent Source and Destination registers are duplicated, with one set termed the Foreground set, and the other the Background set. The active set is chosen by issuing Set Foreground Active or Set Background Active instructions. By default, the Foreground set is active after a power-up or Reset. Having two alternate sets of registers that determine the device configuration allows for a rapid return to a foreground network filtering task from a background housekeeping task.

Writing a value to the Control register or writing data to the last segment of the Comparand or either Mask register will cause an automatic comparison to occur between the contents of the Comparand register and the words in the CAM segments of the memory marked valid, masked by MR1 or MR2 if selected in the Control register.

Instruction Decoder

The Instruction decoder is the write-only decode logic for instructions and is the default destination for Command Write cycles. The lower-order 12 bits comprise the instruction, as shown in the Instruction Set Description. Bit 11 is a flag that notifies the LANCAM that the instruction is a two-cycle instruction and requires an absolute address to be loaded into the Address register on the next cycle. If the Address flag is not set, the memory access occurs at the address currently contained in the Address register.

Control Register (CT)

The Control register is composed of a number of switches that configure the LANCAM, as shown in Table 4, and is written to or read from using a TCO CT instruction. If bit 15 of the value written following the TCO CT is a "0", the device is Reset (and all other bits are ignored.) See Table 5 for the reset state. A write to the Control register causes an automatic compare to occur (except in case of a Reset.) Either the Foreground or Background Control register will be active, depending on which has been selected, and only the active Control register will be written to or read.

If the Match Flag is disabled via bits 14 and 13, the internal match condition, /MA(int), used to determine a daisy-chained device's response, is forced HIGH as shown in Tables 8a and 8b, so that Case 6 is not possible, effectively removing the device from the

Rev. 1.0 Draft Web

	OPERATIONAL CHARACTERISTICS (CONT'D)										
СусІеТуре	/E	/CM	/W	I/O Status	SPS	SPD	тсо	Operation	Notes		
Com Write	L	L	L				$\begin{array}{c} \checkmark\\ \checkmark$	Load Instruction decoder Load Address register Load Control register Load Page Address register Load Segment Control register Load Device Select register Deselected	1 2, 3 3 3 3 3 3 10		
Com Read	L	L	Н	OUT OUT OUT OUT OUT OUT OUT HIGH-Z			$\begin{array}{c} \sqrt{2} \\ $	Read Next Free Address register Read Address register Read Status Register bits 15-0 Read Status Register bits 31-16 Read Control Register Read Page Address Register Read Segment Control Register Read Device Select Register Read Current Persistent Source or Destination Deselected	3 4 5 3 3 3 3,11 10		
Data Write	L	Н	L			イイイイ		Load Comparand Register Load Mask Register 1 Load Mask Register 2 Write Memory Array at Address Write Memory Array at Next Free Address Write Memory Array at Highest-priority Match Deselected	6, 9 7, 9 7, 9 7,9 7,9 7, 9 7, 9 10		
Data Read	L	Н	Н	OUT OUT OUT OUT HIGH-Z	$\sqrt[n]{\sqrt[n]{\sqrt[n]{\sqrt[n]{\sqrt[n]{\sqrt[n]{\sqrt[n]{\sqrt[n]{$			Read Comparand Register Read Mask Register 1 Read Mask Register 2 Read Memory Array at Address Read Memory Array at Highest-priority Match Deselected	6, 9 8,9 8,9 8,9 8,9 8,9 10		
	Н	Х	Х	HIGH-Z				Deselected			

Notes

1. Default Command Write cycle destination (does not require a TCO instruction).

- 2. Default Command Write Cycle destination (no TCO instruction required) if Address flag was set in bit IR11 of the instruction loaded in the previous cycle.
- 3. Loaded or read on the consecutive Command Write or Read cycle after a TCO instruction has been loaded. Active for one Command Write or Read cycle only. NFA register cannot be loaded this way.
- 4. Default Command Read cycle source (does not require a TCO instruction).
- Default Command read cycle source (no //tco instruction required) if the previous cycle was a Command /read of status register bits 15-0. If next cycle is not a Command Read cycle, any subsequent Command Read cycle will access the Status register bits 15-0.
- 6. Default persistent source and destination on power-up and after Reset. If other resources were sources or destinations, SPD CR or SPS CR restores the Comparand register as the destination or source.
- 7. Selected by executing a Select Persistent Destination Instruction.
- 8. Selected by executing a Select Persistent Source Instruction.
- 9. Access may require multiple 16-bit Read or Write cycles. The Segment Control register is used to control the selection of the desired 16-bit segment(s) by establishing the Segment counters' limits and start values.
- 10. Device is deselected if Device Select register setting does not equal Page Address register setting, unless the Device Select register is set to FFFH which allows only write access to the device. (Writes to the Device Select register are always active.) Device may also be deselected under locked daisy-chain conditions as shown in Tables 8a and 8b.

11. A Command Read cycle after a TCO PS or TCO PD read back the Instruction decoder bits that were last set to select a persistant source or destination.

Table 3: Input/Output Operations

	OPERATIONAL CHARACTERISTICS (CONT'D)												
15	14 13	12 11	10	9	8	7	6	5	4	3	2	1	0
RST	Match Flag	Full Flag	Trans	slation	CAN	I/RAM	Part.	Comp.	Mask	AR Inc/	Dec	Мо	de
R E S E T = "0"	Enable = "00" Disable = "01" No Change = "11"	Enable = "00" Disable = "01" No Change = "11"	Tran = ' In • Tran = ' No C	Translated 48 CAM/16 RAM = "001" MR1 = "01" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "00" = "10" MR2 = "10" MR2 = "10" Decrement 2480 Input 48 RAM/16 CAM = "010" 32 RAM/32 CAM = "101" No Change = "01" = "01" = "11" Disable Ress = "01" 16 RAM/48 CAM = "110" = "11" No Change No Change <td< td=""><td>1480 I = "0 2480 I = "0 Rese = "1 No Ch = "1</td><td>00" Vode 01" rved 0" ange</td></td<>					1480 I = "0 2480 I = "0 Rese = "1 No Ch = "1	00" Vode 01" rved 0" ange			
	Table 4: Control Register Bit Assignments												
CAM	Status						After	/RESE	Γ or PC	DR	Sof	tware I	Reset
Validit	y bits at all me	mory locatio	าร				Skip =	= 0, Emp	oty = 1			Same	;
Match	and Full Flag	outputs					Enabl	ed				Same	
IEEE 8	302.3-802.5 Inj	put Translatio	on				Not Translated				Same		
CAM/F	RAM Partitionir	ng					64 bits CAM, 0 bits RAM				Same		
Compa	arison Masking	9					Disab	led			Same		
Addres	ss register auto	o-increment o	or -decre	ment			Disab	led			Same		
Source	e and Destinat	ion Segment	Counter	s Coun	t Range	s	00B to	o 11B; k	baded v	vith 00B	Same		
Addres	ss register and	Next Free A	ddress r	egister			Contains all "0"s				Same		
Page /	Address and D	evice Select	registers	5			Contain all "0"s			Unchanged			
Contro	l register after	reset (Incluc	ling CT1	5)			Contains 0008H			Same			
Persis	tent Destinatio	n for Comma	and Write	es			Instruction decoder			Same			
Persis	tent Source for	r Command I	Reads				Status register					Same	
Persis	tent Source an	d Destinatio	n for Dat	a Read	s and W	/rites	es Comparand register					Same	
Opera	ting Mode						1480					Same	
Config	uration Regist	er Set					Foreg	round				Same	
		Т	able 5:	Devic	e Con	trol S	tate af	ter Res	set				
daisy-chain. With the Match Flag disabled, /MF=/MI, and operations directed to Highest-priority Match locations are ignored. Normal operation of the device is with the /MF enabled. The Match Flag Enable field has no effect on the /MA or /MM bits in the Status register. These bits always reflect the true state of the device.enabled, the bits are reordered as shown in Figure 7 The CAM/RAM partitioning is controlled at bits 8-6, an may be set in 16-bit increments. The CAM portion of each word may be sized from a full 64 bits down to 1 bits. The RAM portion can be at either end of the 64-b word.If the Full Flag is disabled via bits 12 and 11, the deviceCompare masks may be selected by bits 5 and 4. Mas								6, and tion of to 16 64-bit					
behave	s as if it is full ddress. Additio	and ignores	instruct	ions to	Next	Reg	ister 1,	Mask Re	gister	2, or neith ions. Th	ner ma	ay be se	lected

behaves as if it is full and ignores instructions to Next Free Address. Additionally, writes to the Page Address register will be disabled. All other instructions operate normally. Additionally, with the /FF disabled, /FF=/FI. Normal operation of the device is with the /FF enabled. The Full Flag Enable field has no effect on the /FL Status register bit. This bit always reflects the true state of the device.

The IEEE Translation control at bits 10 and 9 can be used to enable the translation hardware for writes to 64-bit resources in the device. When translation is Register 1, Mask Register 2, or neither may be selected to mask compare operations. The address register behavior is controlled by bits 3 and 2, and may be set to increment, decrement or neither after a memory access. Bits 1 and 0 set the operating mode: 1480-compatible as shown in Table 8a, or 2480-compatible as shown in Table 8b. The device powers up in the 1480 mode, following the 1480 operating responses in Table 8a. When switched to the 2480 mode, a NOP is not required to unlock the daisy chain after a non-matching compare, as in the 1480 mode.

OPERATIONAL CHARACTERISTICS (CONT'D)															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Set Dest. Seg. Limits = "0" No Chng. = "1"	Co St Li	nation ount art mit - 11"	Destir Cou Er Lin "00 -	unt nd nit	Set Source Seg. Limits = "0" No Chng. = "1"	Co St Lii	urce ount art mit - 11"	Sou Co Er Lir "00 -	unt nd nit	Load Dest. Seg. Count = "0" No Chng. = "1"	Seg. Va	nation Count lue - 11"	Load Src. Seg. Count = "0" No Chng. = "1"	Va	unt lue
			Tal	ble 6:	Note: D1	,	, ,				nmen	ts			

Segment Control Register (SC)

The Segment Control register contains dual independent incrementing counters with limits; one for data reads and one for data writes. These counters control which 16-bit segment of the 64-bit internal resource is accessed during a particular data cycle on the 16-bit data bus. The actual destination for data writes and source for data reads (called the persistent destination and source) are set independently with SPD and SPS instructions, respectively. Either the Foreground or Background Segment Control Register will be active, depending on which has been selected, and only the active Segment Control Register can be written to or read from.

Each of the two counters consists of a start segment, the end segment, and the current segment pointer. The current segment pointer can be set to any segment even if its a segment outside the range set by the start and end segments. If a sequence of data writes or reads is interrupted, the Segment Control register can be reset to its inital start limits values using an RSC instruction. A TCO SC instruction writes a configuration value to the Segment Control register, as shown in Table 6. After a Reset, both Source and Destination counters are set to count from Segment 0 to Segment 3 with an initial value of 0. D15, D10, D5 and D2 always read back as "0"s.

Page Address Register (PA)

The Page Address register is loaded by the user during initialization with a TCO PA instruction followed by a 16-bit value (not FFFFH) which gives a unique address to the different devices in a daisy-chain. In a daisy-chain, the PA value of each device is loaded followed by an SFF instruction to advance to the next device as shown in the "Setting Page Address Register Values" section. The Page Address register can be read from the Status register. The lower five bits also appear in the Next Free Address register. A software Reset (TCO CT, OXXXH) does not affect the Page Address register.

Device Select Register (DS)

The Device Select register is used to select a specific (target) device using the TCO DS instruction by setting the 16-bit DS value equal to the target's PA value. In a daisy-chain, setting DS = FFFFH will select all devices. However, in this case, the ability to read information out of the device is restricted as shown in Tables 8a and 8b. A software Reset (using the Control register) does not affect the Device Select register.

Address Register (AR)

The Address register points to the CAM Memory location to be operated upon with a M@[AR] or M@aaaH instruction. It can be loaded directly by using a TCO AR instruction or indirectly by using an instruction requiring an absolute address, such as MOV aaaH,CR,V. After being loaded, the Address register value will then be used for the next memory access referencing the Address register. After this access, the Address register will automatically increment or decrement from that value according to the setting of CT3 and CT2 of the Control register. A Reset sets the Address register to zero.

Either the Foreground or Background Address register will be active, depending on which has been selected, and only the active Address register will be written to or read from.

Next Free Address Register (NF)

The Next Free Address in a system of MU9C3480A's can be read using a TCO NF instruction. Only the device with /FI LOW and /FF HIGH will respond with its contents of the Next Free Register, as shown in Table 7. The MU9C3480A automatically stores the address of the first empty memory location in the Next Free Address register, which is then used as a memory address pointer for M@NF operations. The Full Flag daisy chain causes only the device whose /FI input is LOW and /FF output HIGH to respond to an instruction using the Next Free address. After a Reset, the Next Free Address register is set to zero.

	4 40	40 4						-		-			
	4 13	12 1 ⁷		9	8	7	6	5	4	3	2	1	0
	Page Addre	∋ss, PA5–)	0	0		N	lext F	ree Ac	dres	s, NF7-	-0	
			Table 7:	Next	Free A	Addre	ess Re	gister	•				
Case	Internal /EC	Internal /MA(int)	External /MI		Device elect Re		Comr Wri		Dat Writ		Commar Read*		Data Read*
1	1	X	X	_	S = FFF	-	YE		YE		NO		NO
2	1	Х	Х		DS = P/	A	YE	S	YE	S	YES#		YES
3	1	x	X		S ≠ FFF d DS ≠		N	0	NC)	NO		NO
4	0	Х	0		Х		N	0	N)	NO		NO
5	0	1	1		Х		N	0	N)	NO		NO
6	0	0	1		Х		YE	S	YE	s	YES#		YES
Case	Internal /EC	Internal /MA(int)	External /MI		Device elect Re		Comr Wri		Dat Writ		Commar Read*		Data Read*
1	1	X	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		S = FFF	-	YE		YE		NO		NO
2	1	Х	Х		DS = P/	A	YE	S	YE	s	YES#		YES
3	1	X	Х		S ≠ FFF d DS ≠		N	0	NC)	NO		NO
			0		X		YE	S†	YES	S**	NO		NO
4	0	0			^		. =						NO
5	0	0	Х		Х		YE	S†	YES	S**	NO		NO
5 6	0	1 0	X 1	ister is al	X X	tive in	YE YE	S	YE	S	YES#		NO YES
5 6 Note: Exc acti LO ^v the (Int at F	0 oveptions are 1) ve in the devia W and /FF HIC NFA register ernal) is force- ighest Priority a TCO Read of	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Х	GH; 3) the s the seco and /FF H 6 respons Persister s not cor	X X ways ac he Set F ond cycl HIGH; ar se. † Th nt Destii ntain the	ull Flag le of a nd, 5) i is is N0 nation i e first e	YE YE all devic g (SFF) i TCO NF f /MF is O if it's a is Memo mpty loc	es, 2) V nstruction instructio	Vrite to F on is action will I in the 0 r VBC in ghest Pi a daisy	S Page A tive in always Contro nstructi riority N	YES# address ret the device s return th I Register ion involv Match. # 1	egister e with / e conto ; /MA ing Me This is	NO YES FI ents of mory a NO
5 6 Note: Exc acti LO' the (Int at I+ for FUI	0 exptions are 1) ve in the devia W and /FF HIC NFA register ernal) is force- tighest Priority a TCO Read of LL.	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X 1 ice Select regi W and /FF HI0 mand Read as with /FI LOW a niting a Case 6 is is NO if the his device doe le 8b: Devi	GH; 3) th s the seco and /FF H 6 respons Persister s not cor	X X Ways ac he Set F ond cycl HIGH; ar se. † Th nt Destiin ntain the	iull Flag le of a nd, 5) i is is NO nation i e first er	YE YE all devic g (SFF) i TCO NF f /MF is O if it's a is Memo mpty loc nse (2	es, 2) V nstructi instruct disablec MOV o ry at Hig ation in 480 M	Vrite to F on is ac ion will I in the 0 r VBC ir ghest Pr a daisy ode)	S Page A tive in always Contro nstructi riority N chain,	YES# Address re the device s return th I Register ion involv Match. # 1 or the da	egister e with / e conte ;, /MA ing Me fhis is isy cha	NO YES is FI ents of mory a NO ain is
5 6 Note: Exc acti LO' the (Int at H for FUI 31 3	0 exptions are 1) ve in the devia W and /FF HIC NFA register ernal) is force- tighest Priority a TCO Read of LL.	1 0 Write to Dev ce with /FI LC SH; 4) a Com of the device d HIGH preve / Match. ** Tr of the NFA if t Tab	X 1 ice Select regi W and /FF HI0 mand Read as with /FI LOW a niting a Case 6 is is NO if the his device doe le 8b: Devi	GH; 3) th s the seco and /FF H 6 respons Persister s not cor	X X Ways ac he Set F ond cycl HIGH; ar se. † Th nt Destiin ntain the Hect Re	Eull Flag le of a nd, 5) i is is NO nation i e first el espoi	YE YE all device g (SFF) i TCO NF f /MF is D if it's a D if it's a mpty loc nse (2	S es, 2) V nstructi instructi disablec MOV o ry at Hig ation in 480 M	Yrite to K con is ac- ion will I in the 0 r VBC ir ghest Pr a daisy ode)	S Page A tive in always Contro nstructi riority N chain, 19	YES# address ret the device s return th I Register ion involv Match. # 1	egister e with / e conto ; /MA ing Me This is	NO YES FI ents of mory a NO
5 6 Note: Exc acti LO' the (Int at H for FUI 31 3 /FL /M	0 ceptions are 1) ve in the devia W and /FF HIC NFA register ernal) is force ighest Priority a TCO Read of LL. 0 29 1M Skip	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X 1 ice Select regi W and /FF HIC mand Read as with /FI LOW a inting a Case 6 is is NO if the his device doe le 8b: Devi 26	GH; 3) the second of the secon	X X ways ac he Set F ond cycl HIGH; an se. † Th nt Destiintain the lect Re	iull Flag le of a nd, 5) i is is N(nation i e first el espoi	YE YE all device g (SFF) i TCO NF f /MF is D if it's a is Memo mpty loc nse (2 22 22	es, 2) V nstructi instructi instructi disablec MOV o ry at Hig ation in 480 M 21	Vrite to F fon is action will in the C r VBC ir ghest Pr a daisy ode) 20 PA15	S Page A tive in always Contro nstructi riority N chain, 19 19 PA5	YES# ddress ret the devices is return the l Register ion involv Match. # 1 or the da	egister e with / e conto , /MA ing Me This is isy cha	NO YES is FI ents of mory a NO ain is 16
5 6 Note: Exc acti LO' the (Int at H for FUI 31 3 /FL /M	0 exptions are 1) ve in the devia W and /FF HIC NFA register ernal) is force- tighest Priority a TCO Read of LL.	1 0 Write to Dev ce with /FI LC SH; 4) a Com of the device d HIGH preve / Match. ** Th of the NFA if th Tab 28 27 Empty 0 12 11	X 1 ice Select regi W and /FF HI mand Read as with /FI LOW a miting a Case (his is NO if the his device doe le 8b: Devi 26 26 10	GH; 3) the second of the secon	X X Ways ac he Set F ond cycl HIGH; ar se. † Th nt Destiin ntain the Hect Re	iull Flag le of a nd, 5) i is is NO nation i first er espoi 23 Page / 7	YE YE all device g (SFF) i TCO NF f /MF is D if it's a D if it's a mpty loc nse (2	S es, 2) V nstructi instruct disablec MOV o ry at Hig ation in 480 M 21 5	Vrite to F on is ac- cion will I in the 0 r VBC ir ghest Pr a daisy ode) 20 20 20 20 2415–1 4	S Page A tive in always Contro nstructi riority N chain, 19 PA5 3	YES# Address ret the device s return th I Register ion involv Match. # T or the da	egister e with / e conte ;, /MA ing Me fhis is isy cha	NO YES is FI ents of mory a NO ain is

Table 9: Status Register Bit Assignments

OPERATIONAL CHARACTERISTICS (CONT'D)

Status Register

The 32-bit Status register, shown in Table 9, is the default source for Command Read cycles. Bit 31 is the internal Full flag, which will go LOW if the particular device has no empty memory locations. Bit 30 is the internal Multiple Match flag, which will go LOW if a Multiple match was detected. After a read or move from memory, bits 29-28 reflect the Skip and Empty validity bits of the last memory location read. In the MU9C5480, these bits always read back "00", but in the MU9C3480A, a "00" indicates the last Memory location read had its Validity bits set to "Valid". If no read or move from memory has occured, the Skip and Empty bits will read "11". Bits 26-11 give the Page Address of the device. Bits 8-1 give the match address of the Highest-priority match. After power-on or after a no-match condition, the match address will be all "1"s. Bit 0 is the internal Match flag, which will go LOW if a match was found in this particular device.

Comparand Register (CR)

The 64-bit Comparand register is the default destination for Data Writes and Reads, using the Segment Control register to select the segment of the Comparand register to be loaded or read out. The Persistent Source and Destination for Data Writes and Reads can be changed to the Mask registers or Memory by SPS and SPD instructions. During an automatic or forced compare, the Comparand register is compared against the CAM portion of all memory locations with the correct validity condition simultaneously. Automatic compares always compare against Valid Memory locations, while forced compares, using CMP instructions, can compare against Memory locations tagged with any specific validity condition.

The Comparand register may be shifted one bit at a time to the right or left by issuing a Shift Right or Shift Left instruction, with the right and left limits for the wrap-around determined by the CAM/RAM partitioning set in the Control register. During shift rights, bits shifted off the LSB of the CAM partition will reappear at the MSB of the CAM partition. Likewise, bits shifted off the MSB of the CAM partition will reappear at the LSB during shift lefts.

Mask Registers (MR1, MR2)

The Mask registers can be used in two different ways, either to mask compares or to mask data writes and moves. Either Mask register can be selected in the Control register to mask every compare, or selected by instructions to participate in data writes or moves to and from Memory. If a bit in a 64-bit Mask register is set to a "0", the corresponding bit in the Comparand register will enter into a masked compare operation. If

a Mask bit is a "1", the corresponding bit in the Comparand register will not enter into a masked compare operation. Bits set to "0" in the Mask register cause corresponding bits in the destination register or memory location to be updated when masking data writes or moves, while a bit set to "1" will prevent that bit in the destination from being changed.

Either the Foreground or Background MR1 can be set active, but after a reset, the Foreground MR1 is active by default. MR2 incorporates a sliding mask, where the data can be replicated one bit at a time to the right or left with no wrap-around by issuing a Shift Right or Shift Left instruction. The right and left limits are determined by the CAM/RAM partitioning set in the Control register. For a Shift Right the upper limit bit is replicated to the next lower bit, while for a Shift Left the lower limit bit is replicated to the next higher bit.

THE MEMORY ARRAY

Memory Organization


The Memory array is organized as 256 64-bit locations, each having two Validity bits, the Skip bit and Empty bit. By default all locations are configured to be 64 CAM cells. However, the array can be reconfigured in the Control register to divide each location into a CAM field and a RAM field. The CAM/RAM partitioning is allowed on 16-bit boundaries, permitting selections of 64 CAM bits, 0 RAM bits; 48 CAM bits, 16 RAM bits; 32 CAM bits, 32 RAM bits; 16 CAM bits, 48 RAM bits;16 RAM bits, 48 CAM bits; 32 RAM bits/32 CAM bits; and, 48 RAM bits/16 CAM bits. Memory Array bits designated to be RAM bits can be used to store and retrieve Associated data (data associated with a CAM content).

Memory Access

There are two general ways to get data into and out of the memory array, directly or by moving the data via the Comparand or Mask registers.

The first way, through direct reads or writes, is set up by issuing a Set Persistent Destination (SPD) or Set Persistent Source (SPS) command. The addresses for the direct access can be directly supplied, supplied from the address register, supplied from the Next Free Address Register, or supplied as the Highest-priority Match address. Additionally, all the direct writes can be masked by either mask register.

The second way is to move data via the Comparand or Mask registers. This is accomplished by issuing Data Move commands (MOV). Moves using the Comparand register can also be masked by either of the Mask registers.



12

OPERATIONAL CHARACTERISTICS (CONT'D)

I/O CYCLES

The MU9C3480A supports four basic I/O cycles: Data Read, Data Write, Command Read, and Command Write as shown in Table 2. The type of cycle is determined by the states of the /W and /CM control inputs. These signals are registered at the beginning of a cycle by the falling edge of /E.

During Read cycles, the DQ15-DQ0 outputs are enabled after /E goes LOW. During Write cycles, the data or command to be written is captured from DQ15-DQ0 at the beginning of the cycle by the falling edge of /E. Figures 3 and 4 show Read and Write cycles respectively. Figure 5 shows typical cycle-to-cycle timing with the Match flag valid at the end of the third comparand write cycle, assuming /EC is LOW at the start of this cycle. The Compare operation automatically occurs when the segment counter reaches the end count set in the Segment Control register (for Data writes to the Comparand or Mask registers). If there was a match, the next cycle reads status or associated data, depending on the state of /CM. For cascaded devices, /EC needs to be held LOW in the cycle prior to any cycle which requires a locked daisy-chain, such as a Status register or associated data read after a match. When set to 1480 mode, if there was not a match, the output buffers stay Hi-Z, and the daisy-chain must be unlocked by taking /EC HIGH during a NOP or other non-functioning cycle, as shown in Table 8a. Figure 6 shows how the internal /EC timing holds the daisy-chain locking effect over into the next cycle. In the 2480 mode, this NOP is not needed before data or command writes following a non-matching compare, as shown in Table 8b. A single-chip system does not require daisy-chained match flag operation, hence /EC could be tied high and the /MA pin or flag in the Status register used instead of /MF, allowing access to the device regardless of the match condition.

The minimum timings for the /E control signal are given in the Electrical Characteristics section. Note that at minimum timings the /E signal is non-symmetrical, and that different cycle types have different timing requirements as given in Table 11.

COMPARE OPERATIONS

All compare operations available in the LANCAM are similar in that the data in the Comparand register is compared to all locations in the Memory array simultaneously, including the Validity bits. There are two ways compares are initiated: Automatic and Forced compares. The mask register to be used for compares is selected in the Control register.

Automatic compares perform a compare of the contents of the Comparand register against Memory




Figure 6: /EC(Int) Timing Diagram

locations that are tagged as "Valid", and occur whenever the following happens:

1. The Destination Segment counter in the Segment Control register reaches its end limit during writes to the Comparand or Mask registers.

2. After the Control register is loaded with a new value, an automatic compare occurs using the new Control register settings.

Forced compares are initiated by CMP instructions using one of the four validity conditions. The forced compare against "Empty" locations automatically masks all 64 bits of data to find all locations with the validity bits set to "Empty", while the other forced compares are only masked as selected in the Control register.

VERTICAL CASCADING

The MU9C3480A can be vertically cascaded to increase system depth. Through the use of flag daisy-chaining, multiple LANCAMs will respond as an integrated system. The daisy-chain of flags allows all commands to operate globally. For example, operations at the Next Free address or at the Highest-priority Match address will only operate in the device in a string that actually has the first empty location or the first matching location, respectively. When connected in a daisy-chain, the last device's Full flag and Match flag accurately report the condition for the whole string. By setting the Page Address and Device Select registers to the same value, individual devices in a daisy-chain can be addressed. The ripple delay of the flags when connected in a daisy-chain requires the extension of the /E HIGH time until the logic in all devices has settled out. In a string of "n" devices, the /E HIGH time should be greater than tEHMFV + (n-1) • tMIVMFV. A system in which MU9C3480As are vertically cascaded using daisychaining of the flags is shown in Figure 2a.

OPERATIONAL CHARACTERISTICS (CONT'D)

LOCKED DAISY-CHAIN

In a locked daisy chain, the highest priority device is the one with /MI HIGH and /MF LOW. In the 1480 mode, only this device will respond to command and data reads and writes, until the daisy chain has been unlocked by taking /EC HIGH. This allows reading only from the associated data field of the Highest-priority Match location anywhere in a string of devices, or the Match address from the Status register of the device with the match. It also permits updating the entry stored at the Highest-priority Match location. In the 2480 mode, devices are enabled to respond to command and data writes, with some exceptions, but not command and data reads.

Table 8a (1480 mode) and Table 8b (2480 mode) shows when a device will respond to reads or writes and when it won't based on the state of /EC(int), the internal match condition, and other control inputs. /EC is latched by the falling edge of /E. /EC(int) is registered from the latched /EC signal off the rising edge of /E, so it controls what happens in the next cycle, as shown in Figure 6. When /EC is first taken LOW in a string of LANCAM devices (and assuming the Device Select registers are set to FFFFH), all devices will respond to that command write or data write.

In the 1480 mode, from then on, the daisy-chain will remain locked in each subsequent cycle as long as /EC is held LOW on the falling edge of /E in the current cycle. When the daisy-chain is locked, only the Highest-priority Match device will respond (See Case 6 of Table 8a). If, for example, all of the CAM memory locations were empty, there would be no match, and /MF would stay HIGH. Since none of the device, none will respond to reads or writes until the daisy chain is unlocked by taking /EC HIGH and asserting /E for a cycle.

If there is a match between the data in the Comparand register and a location or locations in memory, then only the Highest-priority Match device will respond to any cycle, such as an associated data or Status register read. If there isn't a match, then a NOP with /EC HIGH needs to be inserted before issuing any new instructions, such as Write to Next Free Address instruction to learn the data. Since Next Free operations are controlled by the /FI-/FF daisy-chain, only the device with the first empty location will respond. If an instruction is used to unlock the daisy-chain it will work only on the Highest-priority Match device, if one exists. If none exists, the instruction will have no effect except to unlock the daisy-chain. To read the Status registers of specific devices when there is no match requires the use of the TCO DS command to set DS=PA of each device. Single chip systems can tie /EC HIGH and just use the

status register to monitor match conditions, as the daisy chain lock-out feature is not needed in this configuration. This will alleviate the need for inserting an additional NOP in the case of a no-match condition.

When the Control register is set to the 2480 mode, you can continue to write data to the Comparand register or issue a Move to Next Free Address instruction without first having to issue a NOP with /EC HIGH to unlock the daisy-chain after a Compare cycle with no match, as shown in Cases 4 and 5 of Table 8b. In the 2480 mode, data write cycles as well as command write cycles are enabled even when /EC is LOW, except in the cases of Moves to HM or VBC at HM instructions. The 2480 mode speeds up system performance by eliminating the need to unlock the daisy-chain.

Full Flag Cascading

The Full Flag daisy-chain cascading is used for three purposes: First, to allow instructions that address Next Free locations to operate globally, second, to provide a system wide Full flag, and third, to allow the loading of the Page Address registers during initialization using the SFF instruction. The full flag logic causes only the device containing the first empty location to respond to Next Free instructions such as "MOV NF,CR,V", which will move the contents of the Comparand register to the first empty location in a string of devices and set that location Valid, so it will be available for the next automatic compare. With devices connected as in Figure 2a, the /FF output of the last device in a string provides a full indication for the entire string.

Match Flag Cascading

The Match Flag daisy-chain cascading is used for three purposes: First, to allow operations on Highest Priority Match addresses to operate globally over the whole string, second, to provide a system wide match flag, and third, to lock out all devices except the one with the Highest-priority match for instructions such as Status reads after a match. The Match flag logic causes only the highest priority device to operate on its Highest-priority Match location and lower priority devices to ignore operations on Highest-priority Match locations. With devices connected as in Figure 2a, the /MF output of the last device provides a system match indication for the entire string. The lock-out feature is enabled by the match flag cascading and the use of the /EC control signal as shown in Tables 8a and 8b.


Global vs. Local Access for Cascaded Systems

The Device Select register controls access to devices in the daisy-chain once the Page Address registers have been initialized. Local access into a daisy-chained system works by sending a Device Select value to all Device Select registers which equals the Page Address

Rev. 1.0 Draft Web

	OPERATIONAL CHARACTERISTICS (CONT'D)											
Cycle Type	Opcode or Data		Contro	l Bus		Comments	Notes					
	on DQ Bus	/E	/CM	/W	/EC							
Command Write	0000H	L	L	L	н	Accounts for Dower up operation						
Command Write	TCO DS	L	L			Accounts for Power-up anomalies						
Command write	100 05			L		Target Device Select register to disable local device selection						
Command Write	FFFFH	L	L	L	н	Disables Device Select feature						
Command Write	тсо ст	L	L	L	н	Target Control register for reset	1					
Command Write	0000H	L	L	L	н	Causes reset	1					
Command Write	TCO PA	L	L	L	н	Target Page Address register to set page for cascaded operation	2					
Command Write	nnnnH	L	L	L	н	Page Address value	2					
Command Write	SFF •	L	L	L	Н	Set Full flag; allows access to next device (repeat previous 2 cycles plus this one for each device in chain)	2, 3					
Command Write	тсо ст	L	L	L	н	Target Control register for reset of Full flags, but not Page Address.	1					
Command Write	0000H	L	L	L	н	Causes Reset	1					
Command Write	тсо ст	L	L	L	Н	Target Control register for initial values	4					
Command Write	8040H	L	L	L	н	Control register value	4					
Command Write	TCO SC	L	L	L	н	Target Segment Counter Control register						
Command Write	3808H	L	L	L	н	Set both Segment Counters to write to Segment 1, 2 and 3, and	4					
						read from Segment 0.						
Command Write	SPS M@HM	L	L	L	н	Sets Data Reads from Segment 0						
	1			Notes	1							
	t using a TCO CT follow a software reset for initi					known state shown in Table 5. Good progran le conditions.	nming					
2. This instruction r	may be omitted for a sine	gle LAN	CAM app	lication.								
	I cause the /MF pin in th t of a particular chip prio				in to go	LOW. In a daisy chain, DS needs to be set	equal					
	M control environment: address increment. Se					ig; 48 CAM bits, 16 RAM bits; Disable compa	arison					
	Table	9 10: E	xampl	e Initia	alizati	on Routine						

Г



of the target device, using the TCO DS instruction. Once this is done, only the device which has a match between its Page Address register and its Device Select register will respond to Read or Write cycles.

Loading the value "FFFH" into the Device Select registers of a string will restore global access as shown in Tables 8a and 8b, with Read cycles being restricted to devices with the Highest-priority Match to eliminate bus contention.

IEEE 802.3/802.5 Format Mapping

To support the symmetrical mapping between the address formats of IEEE 802.3 and IEEE 802.5, the MU9C3480A provides a bit translation facility. Formally expressed, the nth input bit, D(n), maps to the xth output bit, Q(x), through the following expressions:

 $\begin{array}{l} D(n)=Q(7\text{-}n) \text{ for } 0\leq n\leq 7,\\ D(n)=Q(23\text{-}n) \text{ for } 8\leq n\leq 15 \end{array}$

Setting Control register bits 10 and 9 selects whether to persistently translate, or persistently not to translate, the data written onto the 64-bit internal bus. The default condition after a Reset command is not to translate the incoming data. Figure 7 shows the bit mapping between the two formats.

INITIALIZING THE MU9C3480A LANCAM

Initialization of the MU9C3480A is required to configure the various registers on the device. Since a Control register reset establishes the operating conditions shown in Table 5, restoration of normal operating conditions better suited for the application is usually required after a Reset.

Setting Page Address Register Values

In a vertically cascaded system, the user must set the individual Page Address registers to unique values by using the Page Address initialization mechanism. Each Page Address register must contain a unique value to prevent bus contention. This process allows individual device selection. The Page Address register initialization works as follows: Writes to Page Address registers are only active for devices with /FI LOW and /FF HIGH. At initialization, all devices are empty, thus the top device in the string will respond to a TCO PA instruction, and load its PA register. To advance to the next device in the

string, a Set Full Flag (SFF) instruction is used, which is also only active for the device with /FI LOW and /FF HIGH. The SFF instruction changes the first device's /FF to LOW, although the device really is empty, which allows the next device in the string to respond to the TCO PA instruction and load its PA register. The initialization proceeds through the chain in a similar manner filling all the PA registers in turn. Each device must have a unique Page Address value stored in its PA register, or contention will result. After all the PA registers are filled, the entire string is reset through the Control register, which does not change the values stored in the individual PA registers. After the reset, the Device Select registers are usually set to FFFFH to enable operation as shown in Case 1 of Tables 8a and 8b. The Control registers and the Segment Control registers are now also set to their normal operating values for the application.

Vertically Cascaded System Initialization

Table 10 shows an example of code that initializes a daisy-chained string of LANCAM devices. The Initialization example shows how to set the Page Address registers of each of the devices in the chain through the use of the Set Full Flag instruction, and how the Control registers and Segment counters of all the LANCAM devices are set for a typical application. Each Page Address register must contain a unique value (not FFFFH) to prevent bus contention. The first Command Write of all zeroes is provided to take care of the situation of an anomalous power-up state caused by a too slow rise of the voltage on /E relative to VCC. For typical daisy-chain operation, data is loaded into the Comparand registers of all the devices in a string simultaneously by setting DS=FFFFH. Since reading is prohibited when DS=FFFFH except for the device with a match, for a diagnostic operation you need to select a specific device by setting DS=PA for the desired device to be able to read from it. Tables 8a and 8b show the pre-conditions for reading and writing.

Initialization for a single LANCAM is simpler. The Device Select register in this case is usually set to equal the Page Address register for normal operations. If the hardware match flag, /MF, is not needed by this single device application, the compare results can be read out of the Status register or from the /MA pin. Because /MF isn't monitored, the /EC signal is also not needed and can be kept HIGH, which will eliminate the need to insert a NOP after a no-match, often speeding up the application.

INSTRUCTION SET DESCRIPTION*

Instruction: Select Persistent Source (SPS)						
Binary Op-Code:	0000 f000 0000 0sss					
f	Address Field Flag†					
SSS	Selected Source					

This instruction selects a persistent source for Data Reads, until another SPS instruction changes it or a Reset occurs. The default source for Data Read cycles is the Comparand register after power-up or Reset. Setting the persistent source to M@aaaH loads the Address register with 'aaaH', and the first access to that persistent source will be at aaaH, after which the AR value increments or decrements as set in the Control register. The SPS M@[AR] instruction does the same except the current Address register value is used.

Instruction: Select Persistent Destination (SPD)

Binary Op-Code:	0000 f001 mmdd dvvv
f	Address Field Flag†
mm	Mask Register Select
ddd	Selected Destination
vvv	Validity Setting for memory
	location destinations

This instruction selects a persistent destination for Data Writes, which remains until another SPD instruction changes it or a Reset occurs. The default destination for Data Write cycles is the Comparand register after power-up or Reset. When the destination is the Comparand register or the Memory array, the data written may be masked by either Mask Register 1 or 2, so that only destination bits corresponding to bits in the Mask register set to "0" will be modified. An automatic compare will occur after writing the last segment of the Comparand or Mask registers, but not after writing to Memory. Setting the persistent destination to M@aaaH loads the Address register with 'aaaH', and the first access to that persistent destination will be at aaaH, after which the AR value increments or decrements as set in the Control register. The SPD M@[AR] instruction does the same except the current Address register value is used.

Instruction: Temporary Command Override (TCO) Binary Op-Code: ddd 0000 0010 00dd d000 Register selected as source or destination for only the next Command Read or Write cycle.

The TCO instruction selects a register as the source or destination for only the next Command Read or Write cycle, so a value can be loaded or read out of the register. Subsequent Command Read or Write cycles revert to reading the Status register and writing to the Instruction decoder. All registers but the NF, PS and PD can be written to, and all can be read from. The Status register is only available via non-TCO Command Read cycles. Reading the PS register also outputs the Device ID of 341H in bits 15-4.

Instruction: Data Move (MOV) Binary Op-Code: 0000 f011 mmdd dsss or 0000 f011 mmdd dvss Address Field Flag† Mask Register select mm Destination of Data ddd Source of Data SSS Validity setting if destinav tion is a memory location

The MOV instruction performs a 64-bit move of the data in the selected source to the selected destination. If the source or destination is M@aaaH, the Address register is set to 'aaaH', and will increment or decrement as set in the Control register from that value after the move completes, as it will after a MOV with respect to [AR]. Data transfers between the Memory array and the Comparand register may be masked by either Mask Register 1 or Mask Register 2, in which case, only those bits in the destination which correspond to bits in the selected Mask register set to "0" will be changed. A Memory location used as a destination for a MOV instruction may be set to Valid or left unchanged. If the source and destination are the same register, no net change occurs (a NOP).

Instruction: Validity Bit Control (VBC)

Binary Op-Code:	0000 f100 Ò0dd dvvv
f	Address Field Flag†
ddd	Destination of data
vvv	Validity setting for Memory
	location

The VBC instruction sets the Validity bits at the selected memory locations to the selected state. This feature can be used in finding all valid entries, by using a repetitive sequence of CMP V through a Mask of all "1s", followed by a VBC HM, S. If the VBC target is M@aaaH, the Address register is set to 'aaaH', and will increment or decrement as set in the Control register from that value after the operation completes, as it will after a VBC [AR] instruction.

Instruction: Compare (CMP) Binary Op-Code: 0000 0101 0000 0vvv Validity condition vvv

A CMP V, S, or R instruction forces a Comparison of Valid, Skipped, or Random entries against the Comparand register through a Mask register, if one is selected. During a CMP E instruction, the compare is only done on the Validity bits, and all data bits are automatically masked.

Instruction: Special	Instructions
Binary Op-Code:	0000 0110 00dd drrr
ddd	Target Resource
rrr	Operation

These instructions are a special set for the MU9C3480A to accommodate the added features over the MU9C5480. Two alternate sets of configuration registers can be

selected by using the Set Foreground and Set Background Register Set instructions. These registers are the Control, Segment Control, Address, Mask Register 1, and the PS and PD registers. An RSC instruction will reset the Segment Control register count values for both Destination and Source to the original Start Limits. The Shift instructions will shift the designated register one bit right or left. The right and left limits for shifting are determined by the CAM/RAM partitioning set in the Control register. The Comparand register is a barrel-shifter, and for the example of a device set to 64 bits of CAM, bit 0 is moved to bit 63, bit 1 is moved to bit 0, and bit 63 is moved to bit 62 for a Shift Comparand Right instruction. For a Shift Comparand Left instruction, bit 63 is moved to bit 0, bit 0 is moved to bit 1 and bit 62 is moved to bit 63. MR2 acts as a sliding mask, where for a Shift Right instruction bit 1 is replicated to bit 0, while bit 0 "falls off the end", and bit 63 is replicated to bit 62. For a Shift Mask Left instruction, bit 0 is replicated to bit 1, bit 62 is replicated to bit 63, and bit 63 "falls off the end". With shorter width CAM fields, the bit limits on the right or left move to match the width of CAM field.

Instruction: Set Full Flag (SFF) Binary Op-Code: 0000 0111 0000 0000

The SFF instruction is a special instruction used to force the Full flag LOW to permit setting the Page Address register in vertically cascaded systems.

Instruction: No Operation (NOP) Binary Op-Code: 0000 0011 0000 0000

The NOP(No-Op) belongs to the MOV instructions, where a register is moved to itself. No change occurs within the device. This instruction is useful in unlocking the daisy chain in 1480 mode.

Notes:

 Instruction cycle lengths given in Table 11.
 If f=1, the instruction requires an absolute address to be supplied, which updates the Address register to the "aaaH" value supplied in the second cycle of the instruction. After instructions involving M@[AR] or M@aaaH, the Address register will be incremented or decremented depending on the setting in the Control register.

		INSTRU				
	MNEMONIC			Memory at Address set Valid Masked by MR1	SPD M@aaaH,V SPD M@aaaH[MR1],V	0924H 0964H
	INS dst,src	[msk],val		Masked by MR2	SPD M@aaaH[MR2],V	09A4H
INS: dst: src: msk:	Instruction mnemonic. Destination of the data. Source of the data. Mask register used.			Memory at Address set Empty Masked by MR1 Masked by MR2	SPD M@aaaH,E SPD M@aaaH[MR1],E SPD M@aaaH[MR2],E	0925H 0965H 09A5H
val:	Validity condition set at the			Memory at Address set Skip Masked by MR1 Masked by MR2	SPD M@aaaH,S SPD M@aaaH[MR1],S SPD M@aaaH[MR2],S	0926H 0966H 09A6H
	ction: Select Persiste					
Opera	tion	Mnemonic	Op-Code	Memory at Address set Random Masked by MR1	SPD M@aaaH,R SPD M@aaaH[MR1],R	0927H 0967H
Compara Mask Re	and Register egister 1	SPS CR SPS MR1	0000H 0001H	Masked by MR2	SPD M@aaaH[MR2],R	09A7H
Mask Re		SPS MR2	0002H	Memory at Highest-prio. Match, Valid	SPD M@HM,V	012CH
Memory	Array at Address Reg Array at Address at Highest-priority Match	SPS M@[AR] SPS M@aaaH SPS M@HM	0004H 0804H 0005H	Masked by MR1 Masked by MR2	SPD M@HM[MR1],V SPD M@HM[MR2],V	016CH 01ACH
	0 1 2			Memory at Highest-prio. Match,Emp. Masked by MR1	SPD M@HM,E SPD M@HM[MR1],E	012DH 016DH
Opera	ction: Select Persister		Op-Code	Masked by MR2	SPD M@HM[MR2],E	01ADH
opore			00 0000	Memory at Highest-prio. Match, Skip	SPD M@HM,S	012EH
	and Register	SPD CR	0100H	Masked by MR1	SPD M@HM[MR1],S	016EH
	lasked by MR1 lasked by MR2	SPD CR[MR1] SPD CR[MR2]	0140H 0180H	Masked by MR2	SPD M@HM[MR2],S	01AEH
Mask Re	agistor 1	SPD MR1	0108H	Memory at High-prio. Match, Random Masked by MR1	SPD M@HM,R SPD M@HM[MR1],R	012FH 016FH
MaskRe		SPD MR2 SPD M@[AR],V	0110H 0124H	Masked by MR2	SPD M@HM[MR2],R	01AFH
	lasked by MR1	SPD M@[AR][MR1],\		Memory at Next Free Addr., Valid	SPD M@NF,V	0134H
	lasked by MR2	SPD M@[AR][MR2],		Masked by MR1 Masked by MR2	SPD M@NF[MR1],V SPD M@NF[MR2],V	0174H 01B4H
	at Address Reg set Empty asked by MR1	SPD M@[AR],E SPD M@[AR][MR1],E	0125H 0165H	Memory at Next Free Addr., Empty	SPD M@NF,E	0135H
	lasked by MR2	SPD M@[AR][MR2],E		Masked by MR1 Masked by MR2	SPD M@NF[MR1],E SPD M@NF[MR2],E	0175H 01B5H
	at Address Reg set Skip	SPD M@[AR],S	0126H	,		
	lasked by MR1 lasked by MR2	SPD M@[AR][MR1],S SPD M@[AR][MR2],S		Memory at Next Free Addr., Skip Masked by MR1 Masked by MR2	SPD M@NF,S SPD M@NF[MR1],S SPD M@NF[MR2],S	0136H 0176H 01B6H
	at Address Reg set Random	SPD M@[AR],R	0127H			
	lasked by MR1 lasked by MR2	SPD M@[AR][MR1],F SPD M@[AR][MR2],F		Memory at Next Free Addr., Random Masked by MR1 Masked by MR2	SPD M@NF,R SPD M@NF[MR1],R SPD M@NF[MR2],R	0137H 0177H 01B7H

INSTRUCTION SET SUMMARY

Instruction: Temporary Command Override Operation Mask Register 1 MOV HIALRING USAH MOV HIALRING USA		INSTRUCT	ION SET	SUMMARY (CONT'D)		
Monor Link Profession Minemonic Op-Code Mask Register 1 MOV HMLAMR2 032AH Beginet Control Register TCO PA 020AH Beginet Control Register TCO PA 020AH Beginet Control Register TCO PA 020AH Maske Register 2 MOV HMLAMR2 032AH Maske Register 3 MOV HMLAMR2 032AH Maske Register 3 MOV HMLAMR2 032AH Maske Register 4 MOV HMLAMR2 032AH Maske Register 3 MOV HMLAMR2 032AH Maske Register 4 MOV HMLAMR2 032AH Maske Register 3 MOV HMLAMR2 032AH Meroy at Neaf Free Address, Locations and Valis, from: 000 WPL CENTRUE 033AH Meroy at Neaf Free Address, Locations and Valis, from: 0000 WPL CENTRUE 033AH Meroy at Neaf Free Address, Locations and Valis, from: 0000 WPL CENTRUE 033AH Meroy at Neaf Free Address, Locations and Walis (MOV NF CENTRUE 033AH 0000 WPL CENTRUE 033AH Meroy at Neaf Free Address, Locations Walis, from: 0000 WPL CENTRUE 033AH Meroy at Neaf Meroy at Neaf Meregister 5 MOV VC CR,MAR1	Instruction: Temporary Cor	mmand Override		Masked by MR2	MOV HM,CR[MR	2] 03A8H
Control Register TOO CT COOM Segment Control Register TOO PA 2000 Segment Control Register TOO PA 2000 Address Register TOO PA 2000 Address Register TOO PA 2000 Address Register TOO PA 2000 Rad Persisten Source TOO PA 2000 Instruction: Data Move Operation Moremonic Op-Code Moremonic MOV HALMR2,V 03204 Mask Register 1 MOV PA MOV PA Moremonic 0304 Mask Register 1 MOV CR.MR1 0300 Moremonic 0304 Mask Register 1 MOV CR.MR1 0304 Moremonic 0304 Mask Register 1 MOV CR.MR1 0304 Moremonic 004 VFC.EMMR1 03304 Memory at Highest-printiny Mask Register 1 MOV VR.ZMR1 03304 Mask Register 1 MOV VR.ZMR1 03304 Moremony at Address Register 1 MOV CR.MM1 0304 Moremonic NoO VR.ZMR1 03304 Mask Register 1 MOV VR.ZMM1 03304				Mask Register 1	MOV HM, MR1	0329H
Page Address Register TCO PA C202H Memory and Fregister TCO SC 6210H Red Herriter Address TCO IN 6221H Mask Register TCO PS 6222H Mask Register MCV HAMMELY 032DH Instruction: Data Move Comparand Register MCV FL/RE 033DH Mask Register MCV CR, RE MCV FL/RE 033H Mask Register MCV CR, RE MCV CR, RE MCV FL/RE 033H Mask Register MCV CR, RE MCV CR, RE MCV FL/RE 033H Mask Register MCV CR, RE MCV CR, RE MCV FL/RE 033H	Control Desister	TCO CT	020011	-		
Sagment Control Register Radi Nes Free Address From TCO AR Read Presister TCO AR Read Presister TCO AR Read Presister TCO AR Read Presister TCO PB Read Presister TCO PC Read P						
Reid No Fig 1218H Masked by MR2 NO NO <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Address Register TCO AR 0220H Device Select Register TCO DS 0220H Read Pensisten Source TCO PS 0220H Mask Register 2 MOV HM.MR2.V 0220H Deparation Mnemonic Op-Code Comparand Register form: MOV PR.MR1 033H Mask Register 2 MOV VF.MR2.V 033H Mask Register 2 MOV VF.MR2.V 033H Mask Register 1 MOV VF.MR1.V 033H Mask Register 2 MOV VF.MR2.V 033H Mask Register 3 MOV VF.R.RR1.V 033H Mask Register 1 MOV VF.R.RR1.V 033H Mask Register 2 MOV VF.R.RR1.V 033H Mask Register 1 MOV VF.R.RR1.V 033H Mask Register 2 MOV VF.R.RR1.V 033H Mask Register 1 MOV VF.R.RR1.V 033H Mask Register 2 MOV VF.R.RR1.V 033H Mask Register 2 MOV VF.R.RR1.V 033H Mask Register 3 MOV CR.RR1.MR1.1 034H Mask Register 1						
Device Stells Register TCO DS 0228H Mody H-MLMR2/V 032EH Read Pensitient Source TCO PD 0238H Memory at Next Free Address, No Change to Validity bits, from: Comparation Register MOV VF.CR. 0330H No pensition No PC-code Mask Register 2 MOV CFL/RE 0330H Mask Register 1 MOV CFL/RE 0330H Memory at Next Free Address, Location set Valid, from: Comparation Register MOV VF.ME.MI 0332H Mask Register 2 MOV CFL/RE 0330H Memory at Next Free Address, Location set Valid, from: Comparation Register MOV VF.ME.MI 0332H Memory at Higheser phot March MOV CFL/RE 0330H Memory at Next Free Address, Location set Valid, from: Comparation Register MOV VF.ME.MI 0334H Mask Register 1 MOV CFL/RE 0334H Mester Mittig Bit Control MOV VF.ME.VIC 0334H Mask Register 1 MOV CFL/RE 0334H Mask Register 1 MOV VF.ME.VIC 0334H Mask Register 1 MOV CFL/RE 0334H Mask Register 1 MOV VF.ME.VIC 0334H Mask Register 1 M						
Read Pensitem Source TCO PS 023H Instruction: Data Move Dop P 0000 Operation Mnemonic Op-Code Mask Register 1 MOV CR, MR1 030H Mask Register 2 MOV CR, MR1 030H Mask Register 1 MOV CR, MR1 030H Mask Register 2 MOV CR, MR1 030H Mask Register 3 MOV CR, MR1 030H Memory at Net Free Address, Location set Valid, form: Mov CR, MR1 030H Memory at Net Free Address, Location set Valid, form: Mov CR, MR1 030H Mask Register 2 MOV CR, RR1 030H Mask Register 1 MOV VF, MR1 033H Memory at Address MOV CR, RABI/MR2 038H Mask Register 2 MOV VF, MR1/V 033H Mask Register 1 MOV VF, MR1/V 033H Mosk Register 2 MOV VF, MR1/V 033H Mask Register 2 MOV CR, MMR21 034H Mask Register 2 MOV VF, MR1/V 033H Mask Register 1 MOV VF, MR1/V 033H Mov CR, MR1/V 042H <						
Read Persistent Destination TCO PD 0238H Memory at Nack Tree Address, No Change to Validity bits, from: Comparand Register from: NO V FC RWR1 0370H Mask Register 1 MOV NF CR WR2 0370H Mask Register 1 000 V FC RWR2 0370H Mask Register 1 Memory at Address Register / Mask Register 2 MOV V FC RWR1 0334H Mask Register 2 MOV V FC RWR1, V 0374H Mask Register 1 0374H Mask Register 1 0374H Mask Register 1 MOV V FC RWR1, V 0374H Mask Register 1 0374H Mask Register 1 Memory at Address Register 1 MOV CR LARI (MR2) 0384H Mask Register 1 MOV V FC RWR1, V 0374H Mask Register 1 0374H Mask Register 1 Mask Register 1 MOV CR LAWIR 1 0394H MOV CR LAWIR 1 0394H Mask Register 1 MOV MR1, LR 0 0394H Morency at Address Reg MOV MR1, LR 0 0394H Mask Register 1 0472H MOV MR1, LR 0 0394H Morency at Address Reg MOV MR1, LR 0 0394H Morency at Address Reg MOV MR1, LR 0 0394H Mask Register 1 0424H Mask Register 1 0424H Morency at Address Reg MOV MR1, LR 0 0394H Morency at Address Register No Change W MR1, MR2 0394H Morency at Address Reg MOV MR1, LR 0 0394H Morency at Addre				Mask Register 2	MOV HM,MR2,V	032EH
Instruction: Data Move Operation Mnemonic Op-Code Amaked by MR2 MOV KE, RM 10, 0300H Mask Register 1 MOV KE, RM 10, 0300H Mask de by MR2 MOV CR, IAR 10, 0300H Mask Register 1 MOV KE, RM 10, 0300H Mask Register 1 MOV CR, IAR 10, 0300H Mask Register 2 MOV ME1, CR 0300H Mask Register 1 MOV ME1, RM 0300H Mask Register 1 MOV ME2, AR 0300H Mask						
Instruction: Data Move Operation Mnemonic Op-Code Operation Mnemonic Op-Code No Operation NOP 0300H Mask Register 1 MOV CR.MR2 0300H Mask Register 1 MOV CR.MR2 0300H Memory at Nack Toy MR2 MOV CR.MR2 0300H Memory at Address MOV CR.MR2 0300H Memory at Address MOV CR.ARIJ 0300H Mask Register 1 MOV N.F.CRIM21, U 0330H Memory at Address MOV CR.ARIJ 0300H Memory at Address MOV CR.ARIJ 0300H Mask Register 1 MOV N.F.CRIM21, U 0330H Memory at Address Register MOV CR.ARIJ 0304H Memory at Address Register MOV CR.ARIJ 0304H Mask Register 1 MOV CR.ARIJ 0304H Mask Register 1 MOV CR.ARIJ 0304H Mask Register 1 MOV MR1.KR1 0304H Mask Register 2 MOV MR1.KR1 0304H Mask Register 1 MOV MR1.KR1 0304H Mask	Read Persistent Destination	ICO PD	02388			
Operation Mnemonic Op-Code Mask register 1 MOV PC (RIM2) 0380H Compared Register from: NO CR MR1 0301H Mask Register 2 MOV NF.RR2 0332H Mask Register 1 MOV CR MR1 0301H Mask Register 1 MOV NF.RR2 0332H Memory at Address MOV CR JARJINR1 0334H Mask Register 1 MOV NF.CR[MR1/V 0334H Memory at Address MOV CR JARJINR1 0334H Mask Register 1 MOV NF.CR[MR1/V 0334H Memory at Address MOV CR JARJINR1 0334H Mask Register 1 MOV NF.CR[MR1/V 0334H Memory at Address MOV CR JARJINR1 0334H Mask Register 1 MOV NF.CR[MR1/V 0334H Mask Register 1 from: Compared Register MOV RF.HM[MR2] 0334H Mask Register 1 MOV RF.HM[MR2] 0334H Mask Register 1 MOV CR.HM[MR2] 0334H Mask Register 1 MOV RF.RR 0422H Mask Register 1 MOV RF.LR 0336H Mask Register 1 MOV RF.RR 0422H Mask Register 1 MOV MR1/LR 0336H Mask Register 1 04	Instruction: Data Move					
Operation Mask Register 1 MOV FR.MR1 0331H Comparand Register from: MOV CR.MR2 0330H Mask Register 2 MOV CR.MR2 0330H Memory at Address Register 3 MOV CR.MR2 0330H Memory at Address Register 3 MOV CR.ARR1 0330H Memory at Address Register 4 MOV CR.ARR1 0330H Memory at Address Register 3 MOV CR.ARR1 0330H Memory at Address Register 4 MOV CR.ARR1 0330H Memory at Address Register 1 MOV CR.ARR1 0330H Mask Register 2 MOV MR.LRR1 0330H Mask Register 1 MOV MR.LRR1 0330H		Mnomonio	On Codo			
Comparation NOP Gash Mov NF.MR2 0032H Mask Register 1 MOV CR.MR1 0301H Memory at Next Free Address, Locations set Valid, from: 032H Memory at Address Reg MOV CR.JRR] 0304H Memory at Next Free Address, Locations set Valid, from: 033H Memory at Address MOV CR.JRR][MR2] 034H Memory at Address MOV NF.CR.JWR1, V.033H Memory at Highest-prio Match MOV CR.JRR.J[MR2] 038H Memory at Next Free Address, Locations set Valid, from: Operation Memory at Next Free Address, Locations set Valid, from: 033BH Memory at Highest-prio Match MOV CR.JRR.J[MR2] 038H Instruction: Validity Bit Control Operation Memory at Next Free Address Memory at Next Free Address Memory at Next Free Address Mov NF.MR2 033BH Mask Register 1 MOV CR.JRR.J[MR2] 038H Instruction: Validity Bits at Address Memory at Next Free Address	Operation	Willemonic	Op-Code			
Comparison NOP 0300H Mask Register 1 MOV CR,MR 1 031H Mask Register 2 MOV CR,MR 2 0302H Memory at Address Reg MOV CR,MR 1 031H Memory at Address Reg MOV CR,MR 1 034H Memory at Address Reg MOV CR,MR 1 034H Memory at Address Reg MOV CR,ARAHIME 1 044H Mesked by MR 2 MOV CR,ARAHIME 1 045H Memory at Highest-priot Match MOV CR,ARAHIME 1 045H Mask Register 1 MOV CR,HMI 1 034H Mask Register 1 MOV CR,HMI 1 045H Mask Register 1 MOV CR,HMI 1 045H Mask Register 1 MOV CR,HMI 1 045H Mask Register 1 MOV RE, IAR 1 042H Mask Register 1 MOV RE, IAR 1 042H Mask Register 1 MOV MRI, IAR 1 042H <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
Mask Register 1 MOV CR./IR1 0301H Memory at Natz Free Audress MOV CR./RR1 0374H Memory at Address Reg MOV CR./RR](IN11 034H Masked by MR2 MOV CR./RR](IN11 034H Memory at Address Reg MOV CR./RR](IN11 034H Masked by MR2 MOV CR./RR](IN12 033H Memory at Address Register J MOV CR./RR](IN12 034H Masked by MR2 MOV CR./RR](IN12 033H Memory at Highest-prio Match MOV CR.,aaaH (BoH) 054H Instruction: Validity Bit Address Register J Mov CR./RR](V 032H Mask Register 1 MOV CR./RR (MR2) 038H Set Validity bits at Address Register J Mov CR./RR](V 042H Mask Register 1 MOV CR./RM (MR2) 038H Set Validity bits at Address Register J 042H Mask Register 1 MOV CR./RM (MR2) 039H Set Validity bits at Address Register J 042H Mask Register 1 MOV KR1./RR 039H Set Validity bits at Address Register J 042H Mask Register 1 MOV KR1./RR 039H Set Validity bits at Address Register J 042H Mask Register 1 <td></td> <td></td> <td></td> <td>maan register 2</td> <td></td> <td>0002.1</td>				maan register 2		0002.1
Mask Register MOV NR: Register Comparand Register MOV NR: CR, W 033H Memory at Address Register / MoV CR, JAR [IMR2] 034H Masked by MR1 MOV CR, JAR [IMR2] 033H Memory at Address Register / MoV RC, AaaH 080H Memory at Address Register / MOV CR, JAR [IMR2] 033H Memory at Address Register / MASKed by MR2 MOV CR, JAR [IMR2] 038H Memory at Address Register / MOV CR, JAR [IMR2] 033H Masked by MR1 MOV CR, JAR [IMR2] 038H Memory at Address Register / MOV CR, JAR [IMR2] 033H Masked by MR1 MOV CR, HM (IMR1) 035H Memory at Address Register / MOV CR, JAR [IMR2] 032H Masked by MR1 MOV CR, HM (IMR1) 035H Set Validity bits at Address Register / Set Validity bits at Address VSC [AR], K 042H Set Validity bits at Address Register / MOV RR, JAR (IMR1) 035H Set Validity bits at Address VSC [AR], K 042H Mask Register / Torm: Comparand Register MOV MR1, JAR (IMR1) 035H Set Validity bits at Address VSC aaAH (IMC) 042H Memory at Address Register / Torm: Comparand Register MOV MR1, JAR (IMR1) 035H Set Validity bits at Highest-pr				Memory at Next Free Address Location se	et Valid from:	
Main Register 2 NOV CR, IAR L00211 Masked by MR1 MOV CR, IAR [I] W 22 MoV CR, IAR [I] WR2 MOV CR, IAR [I] WR2 MOV NF. CR[MR2], V 0338H Memory at Address MOV CR, IAR [I] MR2 0384H Masked by MR2 MOV NF. MR1, V 0338H Memory at Address MOV CR, IAR [I] MR2 0384H Masked by MR2 MOV NF. MR1, V 0338H Memory at Address MOV CR, IAR [I] MR2 0804H Mov CR, IAR [I] MR2 0804H Memory at Address Register 1 MOV CR, I-MI [MR1] 0804H Mov CR, I-MI [MR2] 0389H Mask Register 1 MOV CR, I-MI [MR2] 0389H Set Validly bits at Address Register VBC [AR] Y 0422H Mask Register 1 MOV CR, I-MI [MR2] 0309H Set Validly bits at Address VBC [AR] R 0422H Memory at Address Register 1 MOV (RT, IAR] 0300H Set Validly bits at Address VBC [AR] R 0422H Memory at Address Register 1 MOV (MR1, IAR] 0300H Set Validly bits at Address VBC [AR] R 0422H Mask Register 2 MOV (MR2, IAR] 0300H Set Validly bits at Address VBC [ML V 0422H Mask						0334H
Immention Instruction Masked by MR2 MOV CR, [AR][MR2] 0334H Memory at Address MOV CR, [AR][MR2] 0384H Mask Register 1 MOV NF, CR, [MR2], V 0333H Memory at Address MOV CR, [AR][MR2] 0384H Mask Register 1 MOV NF, CR, [MR2], V 0333H Memory at Highest-prio Match MOV CR, [AR][MR2] 0384H Memory at Address Register 1 MOV NF, CR, [MR2], V 0335H Masked by MR2 MOV CR, HM 0305H Mask Register 2 MOV CR, [AR][MR2], V 0424H Memory at Address Register MOV CR, HM[MR2] 0304H Set Validity bits at Address VBC [AR], V 0422H Set Validity bits at Address MOV MR1, CR 030H Set Validity bits at Address VBC (AR], V 0422H Memory at Address Register 1 MOV MR1, CR 030H Set Validity bits at Address VBC (AR], V 0422H Memory at Address Register 1 MOV MR1, CR 030H Set Validity bits at Address VBC (AR], V 0422H Memory at Address Register 1 MOV MR2, CR 030H Set Validity bits at Address VBC (AR), V						
Masked by MR1 MOV CR, Hall MR1 Coseth Mov CR, Raall Mov CR, Hall MR1 Obst Mov CR, aaaH (MR1 Mov CR, Maak Register 2 Mov V NF.MR1.V Obst Ooss Memory at Address MOV CR, aaaH (MR1 0884H Instruction: Validity Bit Control Instruction: Validity Bit Control Memory at Highest-prior Match MOV CR, HMI MR2 0894H Set Validity bits at Address Register Set Validity bits at Address Register Mask Register 1 MOV CR, HMI MR2 0396H Set Validity bits at Address Register Set Validity bits at Address Register Comparand Register 2 MOV MR1, CR 0398H Set Validity bits at Address VBC (AR1) 0424H Memory at Address Register 2 MOV MR1, IAR 0390H Set Validity bits at Address VBC (AR1) 0424H Memory at Address Register 1 MOV MR1, IAR 0390H Set Validity bits at Address VBC (AR1, S 0422H Memory at Address Register 1 MOV MR2, CR 0310H Set Validity bits at Address VBC (AR1, S 0422H Memory at Address Register 1 MOV MR2, CR 0310H Set Validity bits at All metching Locations VBC ALM, S 0422H <						
Instruction Mask Register 2 MOV NF.MR2,V 0336H Memory at Highest-prio Match MOV CR.aaaH (MR2) 0384H Instruction: Validity Bit Control Mnemonic Op-Code Mask Register 1 MOV CR.MM(MR2) 0385H Instruction: Validity Bit Control Mnemonic Op-Code Mask Register 1 MOV CR.HM(MR2) 0385H Set Validity bits at Address Register VBC (AR), S 0427H Mask Register 2 MOV MR1, MR2 0305H Set Validity bits at Address Register VBC (AR), S 0427H Mask Register 2 MOV MR1, IAR 0305H Set Validity bits at Address VBC (AR), S 0427H Memory at Address Register 1 MOV MR2, IAR 0305H Set Validity bits at Address VBC (AR), S 0427H Memory at Address Register 1 MOV MR2, IAR 0316H Set Validity bits at Highest-prionity Match, Set Validity bits at All Matching Locations VBC ALM, S 0422H Memory at Address Register 1 MOV MR2, IAR), MOV MR2, IAR 0321H Set Validity bits at All Matching Locations VBC ALM, S 0422H Memory at Address Register 1 MOV MR2, ICRINR2, V 0324H </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Masked by MR1 Masked by MR2 MOV CR.aaaH[MR2] MV CR.aaaH[MR2] 0B8H Instruction: Validity Bit Control Operation Operation Mnemoric Op-Code Memory at Highest-prio Match Masked by MR1 Masked by MR2 MOV CR.HM MV CR.HM[MR1] 0305H MV CR.HM[MR1] Set Validity bits at Address Register VBC [AR], V 0424H Mode CR.HV Mask Register 1 from: Compared Register MOV MR1,CR 0306H MV MR1 MR2 Set Validity bits at Address VBC [AR], V 0422H Mode CR.HV Mask Register 1 from: Compared Register MOV MR1,CR 0306H MMOV MR1,HM Set Validity bits at Address VBC aaaH, V 0422H Set Validity bits at Address Memory at Highest-prio Match MOV MR1,RR 0306H Memory at Address VBC aaaH, V 0422H Set Validity bits at Highest-priority Match 0422H Set Validity bits at Address VBC aaaH, V 0422H Set Validity bits at Address 0422H Set Validity bits at Address VBC HM, V 042CH Set Validity bits at Address 0422H Set Validity bits at Address VBC HM, V 042CH Set Validity bits at Address 042EH Set Validity bits at A	Masked by MR2	MOV CR,[AR][MR2]	0384H			
Masked by MR1 Masked by MR2 MOV CR.aaaH[MR2] MV CR.aaaH[MR2] 0B8H Instruction: Validity Bit Control Operation Operation Mnemoric Op-Code Memory at Highest-prio Match Masked by MR1 Masked by MR2 MOV CR.HM MV CR.HM[MR1] 0305H MV CR.HM[MR1] Set Validity bits at Address Register VBC [AR], V 0424H Mode CR.HV Mask Register 1 from: Compared Register MOV MR1,CR 0306H MV MR1 MR2 Set Validity bits at Address VBC [AR], V 0422H Mode CR.HV Mask Register 1 from: Compared Register MOV MR1,CR 0306H MMOV MR1,HM Set Validity bits at Address VBC aaaH, V 0422H Set Validity bits at Address Memory at Highest-prio Match MOV MR1,RR 0306H Memory at Address VBC aaaH, V 0422H Set Validity bits at Highest-priority Match 0422H Set Validity bits at Address VBC aaaH, V 0422H Set Validity bits at Address 0422H Set Validity bits at Address VBC HM, V 042CH Set Validity bits at Address 0422H Set Validity bits at Address VBC HM, V 042CH Set Validity bits at Address 042EH Set Validity bits at A	Memory at Address	MOV CR.aaaH	0B04H		_	
Memory at Highest-prio Match Masked by MR1 MOV CR,HM[MR1] 0305H MOV CR,HM[MR1] Set Validity bits at Address Register Set Validity bits at Address Register VBC [AR], V 0424H Mot CAR], V Mask Register 1 from: Comparand Register MOV WR1,CR 0305H Mox Register 2 WOV MR1,MR2 0305H Mox Register 2 VBC [AR], E 0422H Mox Carperiton Memory at Address Register 2 MOV MR1,MR2 0305H Mov MR1,MR2 Set Validity bits at Address Set Validity bits at Address VBC (aaH, K 0422H Mox Carperiton Mask Register 2 MOV MR1,MR2 0300H Mov MR1,AR1 Set Validity bits at Address VBC (aaH, K 0422H Mox Carperiton Memory at Address Register MOV MR2,AR 0310H Mov MR2,MR2 Set Validity bits at Highest-priority Match Set Validity bits at Highest-priority Match Set Validity bits at Highest-priority Match Set Validity bits at Address VBC HM, K 0422H Mox Carperiton Memory at Address Register, No Change to Validity bits, from: Comparend Register 1 MOV [AR], CR (MR2] 0344H Mov [AR], CR (MR2] 0344H Masked by MR2 MOV [AR], CR (MR2]	Masked by MR1	MOV CR,aaaH[MR1]	0B44H	-	ol	
Masked by MR1MOV CR, HM[MR1]0346HOutDec [AR], V0424HMask Register 1 from: Comparand RegisterMOV MR1, CR0306HSat EmplyVBC [AR], E0429HMask Register 1 from: Comparand RegisterMOV MR1, CR0306HSat EmplyVBC [AR], R0429HMask Register 2MOV MR1, MR20300HSat EmplyVBC (aaaH, C0429HMemory at AddressMOV MR1, IAR]0300HSat EmplyVBC aaaH, E0C29HMask Register 2 from: Comparand RegisterMOV MR2, CR0310HSat EmplyVBC aaaH, E0C29HMask Register 1 from: Comparand RegisterMOV MR2, IAR]0311HSat EmplyVBC aaaH, E0C29HMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV MR2, IAR]0312HSat SkipVBC HM, E042DHMemory at Address Register 1MOV [AR], CR [MR1]0320HSat SkipVBC HM, E042DHMemory at Address Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMask Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMask Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMasked by MR1MOV [AR], CR [MR1]032HMask Register 2MOV [AR], CR [MR1]032HMasked by MR1MOV [AR], CR [MR1]032HMask Register 2MOV [AR], CR [MR1]032HMasked by MR1MOV [AR], CR [MR1]032HMask Register 1MOV [AR], CR	Masked by MR2	MOV CR,aaaH[MR2]	0B84H	Operation	Mnemonic	Op-Code
Masked by MR1MOV CR, HM[MR1]0346HOutDec [AR], V0424HMask Register 1 from: Comparand RegisterMOV MR1, CR0306HSat EmplyVBC [AR], E0429HMask Register 1 from: Comparand RegisterMOV MR1, CR0306HSat EmplyVBC [AR], R0429HMask Register 2MOV MR1, MR20300HSat EmplyVBC (aaaH, C0429HMemory at AddressMOV MR1, IAR]0300HSat EmplyVBC aaaH, E0C29HMask Register 2 from: Comparand RegisterMOV MR2, CR0310HSat EmplyVBC aaaH, E0C29HMask Register 1 from: Comparand RegisterMOV MR2, IAR]0311HSat EmplyVBC aaaH, E0C29HMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV MR2, IAR]0312HSat SkipVBC HM, E042DHMemory at Address Register 1MOV [AR], CR [MR1]0320HSat SkipVBC HM, E042DHMemory at Address Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMask Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMask Register 1MOV [AR], CR [MR1]0320HSat SkipVBC ALM, E043DHMasked by MR1MOV [AR], CR [MR1]032HMask Register 2MOV [AR], CR [MR1]032HMasked by MR1MOV [AR], CR [MR1]032HMask Register 2MOV [AR], CR [MR1]032HMasked by MR1MOV [AR], CR [MR1]032HMask Register 1MOV [AR], CR	Momony at Highest pric Match		02054			
Masked by MR2 MOV CR, HM[MR2] 0385H Set Empty VBC [AR] E 0426H Mask Register 1 from: Comparand Register MOV MR1, CR 0300H Set Validity bits at Address VBC [AR], S 0426H Mask Register 2 MOV MR1, IAR 0300H Set Validity bits at Address VBC aaaH, V 0C24H Memory at Address Register MOV MR1, IAR 0300H Set Validity bits at Address VBC aaaH, V 0C24H Mask Register 1 MOV MR2, IAR1 0310H Set Validity bits at Highest-priority Match Set Validity bits at Highest-priority Match Set Validity bits, from: Comparand Register 1 MOV (AR], CR[MR1], 0320H Set Validity bits, from: Comparand Register 1 MOV (AR], CR[MR1], 0320H Set Validity bits, from: Set Validity bits, from: Comparand Register 1 MOV (AR], CR[MR2], 0320H Set Validity bits, from: Set Validity bits, from: Set Validity bits, from: Set Validity bits, from:						
Mask Register 1 from: Comparand Register MOV MR1,CR 030H No Operation NOP 0309H Mask Register 2 MOV MR1,MR2 0300H Memory at Address MOV MR1,MR2 0300H Mask Register 2 MOV MR1,MR2 0300H Memory at Address MOV MR1,MR2 0300H Mask Register 2 from: Comparand Register MOV MR2,CR 031H Mask Register 1 MOV MR2,AR1 031H Set Valid VBC aaaH,R 042PH Memory at Address Register, No Change to Validity bits, from: Comparand Register MOV MR2,RR1 0320H Set Valid VBC ALM,S 042PH Memory at Address Register, No Change to Validity bits, from: Comparand Register MOV (R2,RR) 0320H Set Valid VBC ALM,S 0432H Memory at Address Register, No Change to Validity bits, from: Compare Register MOV (R2,RR) 0320H Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations CMP V 043CH Masked by MR1 MOV (R2,RR) 0320H Mot (R2,RR) 0320H Set Validity bits, from: Compare Register 1 MOV (R2,RR) 0320H Set Validity bits, from:<						
Mask Register 1 from: Comparand Register MOV MR1,CR 030H No Operation NOP 0309H Mask Register 2 MOV MR1,MR2 0304H Memory at Address Reg MOV MR1,ARI 0300H Memory at Address Reg MOV MR1,ARI 0300H Memory at Address Reg MOV MR1,ARI 0300H Mask Register 1 MOV MR2,ARI 0310H No Operation NOP 0311H No Operation NOP MR2,ARI 0311H Memory at Address Register 1 MOV MR2,ARI 0311H Memory at Address Register, No Change to Validity bits, from: Set Validity bits at All Matching Locations Comparand Register MOV (AR],CR(MR1] 0320H Memory at Address Register, No Change to Validity bits, from: Compare Valid Locations Set Valid VBC ALM, V 0432H Masked by MR1 MOV (AR],CR(MR1] 0320H Set Kandom Access VBC ALM, V 0432H Masked by MR1 MOV (AR],CR(MR1] 032H Set Valid VBC ALM, V 0432H Masked by MR1 MOV (AR],CR(MR1] 032H Set Kandom Access VBC ALM, V 0432H Maske	Masked by MR2		0385H			
Comparand Register MOV MR1, CR 0300H No Operation NOP 0300H Mask Register 2 MOV MR1, MR2 0300H Memory at Address Reg MOV MR1, MR2 0300H Memory at Address Reg MOV MR1, MR2 0300H Mask Register 2 from: Comparand Register Comparand Register Comparand Register Comparand Register 2 from: Comparand Register MOV MR2, CR 0310H No Operation NOP 0312H Memory at Address Reg MOV MR2, AR1 0310H Memory at Address Reg MOV MR2, RR1 0314H Memory at Address Register, No Change to Validity bits, from: Set Validi VBC HM, E 0422H Memory at Address Register, No Change to Validity bits, from: Comparand Register MOV (RR], CR[WR1] 0320H Masked by MR1 MOV (RR], CR[WR1] 0320H Set Valid VBC ALM, E 0432H Memory at Address Register, No Change to Validity bits, from: Comparand Register MOV (RR], CR[WR1] 0320H Masked by MR1 MOV (RR], CR[WR1] 0320H Set Valid VBC ALM, E 0432H Memory at Address, No Change to Vali						0426H
No Operation NOP 0300H Set Validity bits at Address Mask Register 2 MOV MR1, MR1, 0300H Set Empty VBC aaaH, V OC24H Memory at Address MOV MR1, ARI 0300H Set Empty VBC aaaH, C OC28H Memory at Address MOV MR1, ARI 0300H Set Empty VBC aaaH, C OC28H Mask Register 2 from: Comparand Register MOV MR2, ARI 031H Set Validity bits at Highest-priority Match Set Validity bits at Highest-priority Match Set Validity bits at All Matching Locations VBC HM, V 042CH Memory at Address Reg MOV MR2, ARI 031H Set Validity bits at All Matching Locations Set Validity bits at			000011	Set Random Access	VBC [AR],R	0427H
Mask Register 2 MOV MR1 (AR) 030AH Memory at Address Reg MOV MR1 (AR) 030AH Memory at Address Reg MOV MR1, aaaH 080CH Memory at Highest-prio Match MOV MR2, aaaH 080CH Mask Register 1 MOV MR2, AaAH 081H No Operation NOP 031H Memory at Address Reg MOV MR2, ARAH 031H Memory at Address Reg MOV MR2, ARAH 031H Memory at Address Reg MOV MR2, ARAH 031H Memory at Address Register 1 MOV MR2, ARAH 031H Memory at Address Register, No Change to Validity bits, from: Comparand Register 032H Memory at Address Register, Location set Valid, from: 032H Memory at Address, No Change to Validity bits, from: 032H Comparand Register 1 MOV (AR], CRINR2], 03AH 032H Masked by MR1 MOV (AR], CRINR2], 03AH 032H Masked by MR1 MOV (AR], CRINR2], 03AH 032H Masked by MR1 MOV (AR], CRINR1], 0360H 032H Masked by MR1 MOV (AR], CRINR1], 032H 032H Memory at Address, No Change to Validity bits, from: Comp						
Memory at Address Reg MOV MR1, (AR) 030CH Set Empty VBC asaH1 E 0025H Memory at Address MOV MR2, (AR) 030DH Set Skip VBC asaH1, R 0022H Mask Register 2 from: Comparand Register MOV MR2, (AR) 031H Set Validity bits at Highest-priority Match Memory at Address Register 1 MOV MR2, (AR) 0314H Set Skip VBC HM, S 0422H Memory at Address Register, No Change to Validity bits, from: Comparand Register 2 MOV [AR], CR] MR2 0320H Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations VBC ALM, S 0432H Memory at Address Register 1 MOV [AR], CR] MR2 032H Set Skip VBC ALM, S 0432H Memory at Address, Register 1 MOV [AR], CR] MR2 032H Set Random Access VBC ALM, S 0432H Memory at Address, Register 1 MOV [AR], CR] WR2 032H Set Random Access VBC ALM, S 0432H Memory at Address, Register 1 MOV [AR], CR] WR2 032H Set Random Access VBC ALM, S 0432H Memory at Address, Register 1 MOV [AR], CR] WR2 032H Set Random Access VBC ALM, S 050H				Set Validity bits at Address		
Memory at Address MOV WR1, aaait 080CH Memory at Highest-prio Match MOV WR1, HM 030DH Mask Register 2 from: Comparand Register 1 MOV MR2, CR 0310H No OP reation NOP 0312H Memory at Address Reg MOV MR2, ARR 0314H Memory at Address Register 1 MOV MR2, ARR 0314H Memory at Address Register 2 MOV MR2, ARR 0315H Memory at Address Register 1 MOV [AR], CRIXR11 0300H Masked by MR1 MOV [AR], CRIXR11 0302H Masked by MR1 MOV [AR], CRIXR11 0302H Memory at Address Register 1 MOV [AR], CRIXR11 0302H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV [AR], CRIXR12 0322H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV [AR], CRIXR12, V032H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV [AR], MR2, V032EH Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV aaaH, CRIXR12, V032EH Memory at Address, No Change to Validity bits, from: Comparand Register 2 MOV aaaH, CRIXR12, V032EH Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV aaaH, CRIXR12, V032EH Memory at Address, No Change to Validity Math, NOV aaaH, CRIXR12, V032EH MOV aaa				Set Valid	VBC aaaH,V	0C24H
Memory at Highest-prio Match MOV MR1,HM 030DH Set Random Access VBC name, R 00227H Mask Register 2 from: Comparand Register MOV MR2,MR1 0310H Set Validity bits at Highest-priority Match Set Validity bits at All Matching Locations VBC HM,V 042CH Memory at Address Reg MOV MR2,IARI 0311H 0315H Set Validity bits at All Matching Locations VBC HM,R 042EH Memory at Address Register, MOV MR2,IARI 0316H Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations Memory at Address Register 1 MOV [AR],CR[MR1] 0360H Set Validity bits at All Matching Locations Set Skip VBC ALM,V 0432H Mask Register 1 MOV [AR],CR[MR1] 0360H Set Random Access VBC ALM,R 043FH Mask Register 1 MOV [AR],CR[MR1] 0360H Set Random Access VBC ALM,R 043FH Mask Register 2 MOV [AR],CR[MR1] 0320H Set Random Access VBC ALM,R 043FH Mask Register 1 MOV [AR],CR[MR1] 0320H Set Random Access VBC ALM,R 050FH Mask Register 1 MOV [AR],CR[MR1] 0321H Set Random Access				Set Empty	VBC aaaH,E	0C25H
Mask Register 2 from: Comparand Register MOV MR2, CR 0310H Mask Register 1 MOV MR2, LR1 0311H No Operation NOP 0312H Memory at Address Register 1 MOV MR2, LR1 0314H Memory at Address Register 5 MOV MR2, LR1 0314H Memory at Address Register MOV MR2, LR1 0314H Memory at Address Register MOV MR2, LR1 0360H Masked by MR1 MOV IAR1, CR (MR1) 0360H Masked by MR1 MOV IAR2, CR (MR1) 0360H Maske Register 2 MOV IAR1, CR (MR1) 0360H Maske Register 1 MOV IAR1, CR (MR1) 0360H Maske Register 2 MOV IAR1, CR (MR1) 036H Maske Register 1 MOV IAR1, CR (MR1) 036H Maske Register 2 MOV IAR1, MR1 032H Maske Register 1 MOV IAR1, CR (MR1), V 036H Maske Register 2 MOV IAR1, CR (MR1), V 036H Maske Register 1 MOV IAR1, MR1, V 032H Maske Register 1 MOV IAR1, MR1, V 032H Maske Register 1 MOV aaaH, CR (MR2) 036H Maske Register 1 MOV a				Set Skip	VBC aaaH,S	0C26H
Comparand RegisterMOV MR2,CR0310HSet ValidVBC HM, V042CHMask Register 1MOV MR2,MR10312HSet EmptyVBC HM, S042EHMemory at Address RegMOV MR2,IAR0314HSet SkipVBC HM, S042EHMemory at Address Register, No Change to Validity bits, from:Set ValidVBC ALM, V042CHComparand RegisterMOV (MR2,aaaH0814HSet ValidVBC ALM, V042CHMasked by MR1MOV (AR],CR(MR1)0360HSet ValidVBC ALM, S043CHMasked by MR2MOV (AR],CR(MR1)0360HSet Random AccessVBC ALM, S043CHMasked by MR1MOV (AR],CR(MR1)0360HSet Random AccessVBC ALM, S043CHMasked by MR2MOV (AR],CR(MR1)032HSet Random AccessVBC ALM, S043CHMasked by MR1MOV (AR],CR(MR1)032HNature Compare Random AccessVBC ALM, S043CHMask Register 1MOV (AR],CR(MR2),V032HCompare Random Access LocationsCMP V050HMask Register 2MOV (AR],CR(MR2),V032HCompare Nandom Access LocationsCMP R050FHMask Register 1MOV aaaH,CR(MR1)08CHSet CantomsCMP R050FHMask Register 2MOV aaaH,CR(MR1)082HShift Comparand Register SetSFT CR, R0600HMask Register 1MOV aaaH,CR(MR2)082HShift Mask Register 2 LeftSFT MR2, L061HMask Register 1MOV aaaH,CR(MR2)082HShift Mask Register 2 Left <t< td=""><td>Memory at Highest-prio Match</td><td>MOV MR1,HM</td><td>030DH</td><td>Set Random Access</td><td>VBC aaaH,R</td><td>0C27H</td></t<>	Memory at Highest-prio Match	MOV MR1,HM	030DH	Set Random Access	VBC aaaH,R	0C27H
Comparand RegisterMOV MR2,CR0310HSet ValidVBC HM, V042CHMask Register 1MOV MR2,MR10312HSet EmptyVBC HM, S042EHMemory at Address RegMOV MR2,IAR0314HSet SkipVBC HM, S042EHMemory at Address Register, No Change to Validity bits, from:Set ValidVBC ALM, V042CHComparand RegisterMOV (MR2,aaaH0814HSet ValidVBC ALM, V042CHMasked by MR1MOV (AR],CR(MR1)0360HSet ValidVBC ALM, S043CHMasked by MR2MOV (AR],CR(MR1)0360HSet Random AccessVBC ALM, S043CHMasked by MR1MOV (AR],CR(MR1)0360HSet Random AccessVBC ALM, S043CHMasked by MR2MOV (AR],CR(MR1)032HSet Random AccessVBC ALM, S043CHMasked by MR1MOV (AR],CR(MR1)032HNature Compare Random AccessVBC ALM, S043CHMask Register 1MOV (AR],CR(MR2),V032HCompare Random Access LocationsCMP V050HMask Register 2MOV (AR],CR(MR2),V032HCompare Nandom Access LocationsCMP R050FHMask Register 1MOV aaaH,CR(MR1)08CHSet CantomsCMP R050FHMask Register 2MOV aaaH,CR(MR1)082HShift Comparand Register SetSFT CR, R0600HMask Register 1MOV aaaH,CR(MR2)082HShift Mask Register 2 LeftSFT MR2, L061HMask Register 1MOV aaaH,CR(MR2)082HShift Mask Register 2 Left <t< td=""><td>Mask Register 2 from:</td><td></td><td></td><td>Cat) (alidit, bits at Llisbaat priorit, Match</td><td></td><td></td></t<>	Mask Register 2 from:			Cat) (alidit, bits at Llisbaat priorit, Match		
Mask Register 1MOV MR2,MR10311HSet EmptyVBC HM,E042DHNo OperationNOP0312HSet SkippVBC HM,E042DHMemory at Address RegMOV MR2,IAR0314HSet Random AccessVBC HM,E042EHMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV (AR],CR0315HSet Validity bits at All Matching Locations Set ValidVBC ALM,V043CHMasked by MR1MOV [AR],CR[MR1]0360HSet SkippVBC ALM,S043EHMasked by MR2MOV [AR],CR[MR1]0360HSet SkippVBC ALM,R043FHMasked by MR1MOV [AR],CR[MR1]0340HSet SkippVBC ALM,R043FHMasked by MR2MOV [AR],CR[MR1]0340HSet SkippVBC ALM,R043FHMasked by MR1MOV [AR],CR[MR1]034HSet Random AccessVBC ALM,R043FHMasked by MR1MOV [AR],CR[MR1]032HSet Random AccessCMP V050HMasked by MR1MOV [AR],CR[MR2],V0324HCompare Skipped LocationsCMP V050HMasked by MR1MOV [AR],CR[MR2],V0324HCompare Skipped LocationsCMP S0506HMasked by MR1MOV aaaH,CR0B20HMov aaaH,CR0B20HShift Comparand Register 1MOV aaaH,CR0B20HMasked by MR1MOV aaaH,CR[MR1]0B20HShift Comparand LeftSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR1],V0B22HShift Comparand LeftSFT CR, R0610HMasked by MR1 <td></td> <td>MOV MR2 CR</td> <td>0310H</td> <td></td> <td></td> <td>040011</td>		MOV MR2 CR	0310H			040011
No Operation NOP 0312H Set Skip VBC HM,S 042EH Memory at Address Reg MOV MR2,IAR 0314H Set Skip VBC HM,R 042EH Memory at Address Register, No Change to Validity bits, from: Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations VBC ALM,V 043CH Memory at Address Register, No Change to Validity bits, from: MOV (AR],CR[MR2] 03A0H Set Validity bits at All Matching Locations Set Validity bits at All Matching Locations VBC ALM,V 043CH Masked by MR1 MOV (AR],CR[MR2] 03A0H Set Skip VBC ALM,R 043FH Maske Register 1 MOV (AR],CR[MR2] 0322H Instruction: Compare Operation Mnemonic Op-Code Memory at Address, No Change to Validity bits, from: Compare Valid Locations CMP V 050H Maske Register 1 MOV (AR],CR[V] 032H Compare Entry Locations CMP S 0506H Maske Register 2 MOV (AR],MR1,0 032H Mov aaaH,CR[MR1] 032H Compare Random Access Locations CMP S 0506H <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Memory at Address RegMOV MR2,[AR]0314HSet Random AccessVBC HM,R042FHMemory at AddressMOV MR2,HM0315HSet Validity bits at All Matching LocationsVBC ALM, V043CHMemory at Address Register, No Change to Validity bits, from: Comparand Register 1MOV [AR],CR[MR1]0360HSet Validity bits at All Matching LocationsVBC ALM, V043CHMasked by MR2MOV [AR],CR[MR1]0360HSet SkipVBC ALM, S043FHMasked by MR2MOV [AR],CR[MR1]0321HInstruction: Compare OperationMemory at Address Register, Location set Valid, from: Comparand Register 1MOV [AR],CR[MR1],V032HMemory at Address Register 1MOV [AR],CR[MR1],V032HCompare Valid LocationsCMP V050HMasked by MR1MOV [AR],CR[MR1],V032HCompare Valid LocationsCMP V050HMasked by MR2MOV [AR],CR[MR1],V032HCompare Skipped LocationsCMP E050FHMasked by MR1MOV [AR],CR[MR1],V032HCompare Skipped LocationsCMP S050FHMasked by MR1MOV aaaH,CR[MR1],V032HSet CationsCMP S050FHMasked by MR1MOV aaaH,CR[MR1],V082HSet CationsCMP S050FHMasked by MR1						
Memory at AddressMOV MR2,aaaH0B14H0B14H0B14HMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV (AR),CR (MR1)0315HMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV (AR),CR (MR1)0320HMasked by MR1MOV (AR),CR (MR2)0320HMasked by MR2MOV (AR),CR (MR2)0320HMasked by MR2MOV (AR),CR (MR2)0322HMemory at Address Register, Location set Valid, from: Comparand RegisterMOV (AR),CR (NR2)0322HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV (AR),CR (MR2)0324HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV (AR),CR (MR2)0324HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV (AR),CR (MR2)0324HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV aaaH,CR (MR1)0325HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV aaaH,CR (MR1)0320HMemory at Address, Location set Valid, from: Comparand Register 1MOV aaaH,CR (MR1)0320HMemory at Address, Location set Valid, from: Comparand Register 1MOV aaaH,CR (MR1)0320HMemory at Address, Location set Valid, from: Comparand Register 1MOV aaaH,CR (MR1)0824HMasked by MR1MOV aaaH,CR (MR1)0824HMasked by MR2MOV aaaH,CR (MR1)0824HMasked by MR2MOV aaaH,CR (MR1)0824HMasked by MR2MOV aaaH,C						
Memory at Highest-prior MatchMOV MR2,HM0315HSet Validity bits at All Matching LocationsMemory at Address Register, No Change to Validity bits, from: Comparand RegisterMOV [AR],CR[MR1]0360HSet SkipVBC ALM,S0432HMasked by MR1MOV [AR],CR[MR1]0360HSet SkipVBC ALM,S0432HMasked by MR2MOV [AR],CR[MR1]0321HSet Random AccessVBC ALM,R043FHMasked by MR1MOV [AR],CR[MR1]032HSet Random AccessVBC ALM,R043FHMasked by MR2MOV [AR],CR[MR2],V0324HCompare Valid LocationsCMP V0504HMasked by MR1MOV [AR],CR[MR2],V0324HCompare Valid LocationsCMP P0507HMasked by MR1MOV aaaH,CR[MR2],V0326HShift Comparand RightSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR2],V0820HShift Comparand RightSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR2],V0822HShift Comparand RightSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR2],V082HShift Comparand RightSFT CR, R0618HMasked by MR1MOV aaaH,CR[MR2],V082HShift Comparand RightSFT CR, R0618HMasked by MR2				Set Random Access	VBC HM,R	042FH
Memory at Address Register, No Change to Validity bits, from: Comparand Register MOV [AR],CR 0320H Masked by MR1 MOV [AR],CR 0320H Masked by MR1 MOV [AR],CR[MR1] 0360H Masked by MR2 MOV [AR],CR[MR2] 0340H Masked py MR2 MOV [AR],CR[MR2] 0322H Memory at Address Register 1 MOV [AR],CR[MR2] 0322H Memory at Address Register 2 MOV [AR],CR[MR2],V 0324H Masked by MR1 MOV [AR],CR[MR2],V 0344H Maske Register 1 MOV [AR],CR[MR2],V 0344H Maske Register 2 MOV [AR],MR2,V 0326H Memory at Address, No Change to Validity bits, from: Comparand Register MOV aaaH,CR[MR2] 0B40H Maske Register 1 MOV aaaH,CR[MR1] 0B60H Maske Register 2 MOV aaaH,CR[MR2] 0B40H Mask Register 1 MOV aaaH,CR[MR1] 0B21H Memory at Address, Location set Valid, from: Comparand Register 1 MOV aaaH,CR[MR1] 0B20H <						
Memory at Address Register, No Change to Validity bits, from: Set Empty VBC ALM, E 043DH Comparand Register MOV [AR], CR [MR1] 0360H Set Skip VBC ALM, S 043EH Masked by MR1 MOV [AR], CR [MR1] 0360H Set Random Access VBC ALM, R 043EH Mask Register 1 MOV [AR], CR [MR1] 0322H Set Random Access VBC ALM, R 043EH Memory at Address Register, Location set Valid, from: Comparand Register MOV [AR], CR [MR1], V 0324H Set Empty VBC ALM, R 043EH Masked by MR1 MOV [AR], CR [MR1], V 0324H Compare Empty Locations CMP V 0504H Masked by MR1 MOV [AR], CR [MR1], V 032EH Compare Set Skipped Locations CMP E 0505H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV aaaH, CR [MR2], V 032EH Noregration Mnemonic Op-Code Masked by MR1 MOV aaaH, CR [MR1] 0860H Shift Comparand Right SFT CR, R 0600H Masked by MR1 MOV aaaH, CR [MR1], V 032EH Shift Comparand Right SFT CR, R 0610H Masked by MR1 MOV aaaH,	Memory at highest-pho Match	100 0 101(2,110)	031311			
Comparand RegisterMOV [ÅR],CR0320HSet SkipVBC ALM,S043EHMasked by MR1MOV [AR],CR[MR1]0360HSet Random AccessVBC ALM,R043FHMasked by MR2MOV [AR],CR[MR1]0321HSet Random AccessVBC ALM,R043FHMasked py R2MOV [AR],CR[NR1],V0322HInstruction: CompareOperationMnemoricOp-CodeMemory at Address Register 1MOV [AR],CR[MR1],V0324HCompare Valid LocationsCMP V0504HMasked by MR2MOV [AR],CR[MR1],V0344HCompare Valid LocationsCMP V0504HMasked by MR2MOV [AR],CR[MR1],V0324HCompare Valid LocationsCMP V0504HMask Register 2MOV [AR],MR2,V032EHCompare Skipped LocationsCMP R0507HMemory at Address, No Change to Validity bits, from: Comparand Register 2MOV aaaH,CR[MR2]0BA0HShift Comparand RightSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR2]0BA0HShift Comparand Register 2 RightSFT MR2, R0610HMasked by MR1MOV aaaH,CR[MR2]0B22HShift Mask Register 2 RightSFT MR2, R0610HMasked by MR1MOV aaaH,CR[MR1],V0B22HShift Mask Register 2 RightSFT MR2, R0610HMasked by MR2MOV aaaH,CR[MR1],V0B22HShift Mask Register 2 RightSFT MR2, R0610HMasked by MR1MOV aaaH,CR[MR1],V0B22HShift Mask Register 2 RightSFT MR2, R0610HMasked by MR2MOV aaaH,RRM1,V0B22H <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
Masked by MR1MOV [AR],CR[MR1]0360HSet Random AccessVBC ALM,R043FHMasked by MR2MOV [AR],CR[MR2]03A0H0321H0322HInstruction: Compare047FHMasked by MR1MOV [AR],MR20322H0322HInstruction: Compare0p-CodeMemory at Address RegisterMOV [AR],CR[MR1],V032H032H029CH0p-CodeMasked by MR1MOV [AR],CR[MR1],V032H032H032H0p-CodeMasked by MR1MOV [AR],CR[MR1],V032H032H0p-Code0p-CodeMasked by MR2MOV [AR],CR[MR1],V032H0p-Code0p-Code0p-CodeMasked by MR1MOV [AR],CR[MR1],V032H0p-Code0p-Code0p-CodeMasked by MR1MOV [AR],MR1,V032H0p-Code0p-Code0p-CodeMasked by MR1MOV [AR],MR2,V032H0mpare Random Access LocationsCMP R0507HMasked by MR2MOV aaaH,CR[MR1]0BOHNstruction: Special InstructionsOp-CodeMasked by MR1MOV aaaH,CR[MR2]0BAOHShift Comparend Register 2SFT CR, R0600HMasked by MR1MOV aaaH,CR[MR1]0B2HShift Comparend LeftSFT CR, R0600HMasked by MR1MOV aaaH,CR[MR1]0B2HShift Mask Register 2 SFR0611HMasked by MR1MOV aaaH,CR[MR1]0B2HShift Mask Register 2 SFR0610HMasked by MR2MOV aaaH,CR[MR1]0B2HSelect Background Register SetSFR0610HMasked by MR2MOV aaaH,C						
Masked by MR2 MOV [AR], CR[MR2] 03A0H Mask Register 1 MOV [AR], MR1 0321H Mask Register 2 MOV [AR], MR2 0322H Memory at Address Register, Location set Valid, from: Comparand Register MOV [AR], CR[MR1], V 0324H Masked by MR1 MOV [AR], CR[MR1], V 0324H Compare Valid Locations CMP V 0504H Masked by MR2 MOV [AR], CR[MR1], V 0324H Compare Valid Locations CMP E 0505H Mask Register 1 MOV [AR], CR[MR2], V 034H Compare Skipped Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV aaaH, CR[MR1] 0820H Instruction: Special Instructions Operation Mnemonic Op-Code Masked by MR1 MOV aaaH, CR[MR1] 0820H Mov aaaH, CR[MR1] 0820H Shift Comparand Register 3 SFT CR, R 0600H Masked by MR1 MOV aaaH, CR[MR2] 0BA0H Shift Comparand Register 2 SFT CR, R 0600H Masked by MR2 MOV aaaH, CR[MR1], V 0B24H Shift Mask Register 2 Left SFT MR2, R 0610H Masked by MR1 MOV aaaH, CR[MR1], V 0B24H						
Mask Register 1 Mask Register 2 MOV [AR],MR1 MOV [AR],MR2 0321H 0322H Instruction: Compare Operation Mnemonic Op-Code Memory at Address Register, Location set Valid, from: Comparand Register MOV [AR],CR,V 0324H Compare Valid Locations CMP V 0504H Masked by MR1 MOV [AR],CR[MR1],V 0364H Compare Valid Locations CMP S 0506H Mask Register 1 MOV [AR],MR1,V 0325H Compare Skipped Locations CMP S 0506H Memory at Address, No Change to Validity bits, from: Comparand Register 1 MOV aaaH,CR[MR1] 080H Instruction: Special Instructions CMP Code 0507H Memory at Address, Location set Valid, from: Comparand Register 2 MOV aaaH,CR[MR1] 080H Nift Comparand Right SFT CR, R 0600H Maske dby MR1 MOV aaaH,CR[MR1] 082H Shift Comparand Right SFT CR, R 0600H Maske Register 2 MOV aaaH,CR[MR2] 0B2H Shift Comparand Right SFT MR2, R 0610H Shift Mask Register 2 MOV aaaH,MR1,V 0B2H Shift Mask Register Set SER 061H Masked by MR1 MOV aaaH,CR[MR2],V 0B2H Shift Mask Register Set SER <td< td=""><td></td><td></td><td></td><td>Set Random Access</td><td>VBC ALM,R</td><td>043FH</td></td<>				Set Random Access	VBC ALM,R	043FH
Mask Register 2 MOV [AR],MR2 0322H Instruction: Compare Memory at Address Register, Location set Valid, from: Operation Mnemonic Op-Code Comparand Register MOV [AR],CR[MR1],V 0324H Compare Empty Locations CMP V 0504H Masked by MR1 MOV [AR],CR[MR1],V 034H Compare Empty Locations CMP S 0506H Masked by MR2 MOV [AR],MR2,V 0325H Compare Skipped Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: Compareand Register 1 MOV aaaH,CR[MR2] 0820H Msked by MR1 MOV aaaH,CR[MR2] 084H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 1 MOV aaaH,CR[MR2] 0BA0H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 2 SFT CR, R 0600H Masked by MR1 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 2 SFT MR2, R 0610H Memory at Address, Location set Valid, from: Comparand Register 2 MOV aaaH,CR[MR1],V 0B24H Shift Mask Register 2 SFT MR2, L 0611H Masked by MR2 MOV aaaH,CR[MR2],V 0B24H Select Fore				1		
Mask Register 2 MOV [AR], MR2 032211 Memory at Address Register, Location set Valid, from: Comparand Register MOV [AR], CR, V 0324H Masked by MR1 MOV [AR], CR, W1, V 0364H Masked by MR2 MOV [AR], CR[MR2], V 0344H Masked pi MR2 MOV [AR], CR[MR2], V 0344H Masked pi MR2 MOV [AR], MR2, V 0325H Memory at Address, No Change to Validity bits, from: Comparand Register MOV aaaH, CR[MR1] 0820H Masked by MR1 MOV aaaH, CR[MR1] 0820H Maske Register 1 MOV aaaH, CR[MR1] 0820H Maske Register 2 MOV aaaH, CR[MR1] 0820H Maske do y MR2 MOV aaaH, CR[MR1] 0820H Maske do y MR2 MOV aaaH, CR[MR1] 0820H Maske Register 2 MOV aaaH, CR[MR1] 0820H Memory at Address, Location set Valid, from: Comparand Register MOV aaaH, CR[MR1], V 0822H Memory at Address, Location set Valid, from: Comparand Register 1 MOV aaaH, CR[MR1], V 082H Maske do y MR2 MOV aaaH, CR[MR1], V 082H Maske Register 1 MOV aaaH, CR[MR2], V 082H Maske Register 2 MOV aaaH, CR[MR2], V 082H Maske Register 1 MOV aaaH, CR[MR2], V 082H Maske Register 2				Instruction: Compare		
Memory at Address Register, Location set Valid, from: Comparand Register MOV [AR], CR[MR1],V 0324H Compare Valid Locations CMP V 0504H Masked by MR1 MOV [AR], CR[MR1],V 0344H Compare Empty Locations CMP E 0505H Masked by MR2 MOV [AR], CR[MR1],V 0325H Compare Skipped Locations CMP S 0506H Maske Register 1 MOV [AR], MR2,V 0326H Compare Random Access Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: Compare Address, No Change to Validity bits, from: Instruction: Special Instructions Op-Code Masked by MR1 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Right SFT CR, R 0600H Masked by MR2 MOV aaaH,MR1 0B20H MoV aaaH,MR1 0B22H Shift Comparand Right SFT CR, L 0610H Masked by MR1 MOV aaaH,CR[MR2],V 0B24H Shift Mask Register 2 Left SFT MR2, L 0610H Masked by MR2 MOV aaaH,CR[MR1],V 0B24H Shift Mask Register 2 Set SFR 0610H Masked by MR2 MOV aaaH,CR[MR1],V 0B24H Shift Mask Register 2 Set SFR 0610H	Mask Register 2	MOV [AR],MR2	0322H	-	Mnemonic	On-Code
Comparand Register MOV [AR],CR[MR1],V 0324H Compare Valid Locations CMP V 0504H Masked by MR1 MOV [AR],CR[MR2],V 0364H Compare Empty Locations CMP E 0506H Masked by MR2 MOV [AR],CR[MR2],V 0325H Compare Random Access Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: Comparend Register MOV aaaH,CR[MR1] 0860H Instruction: Special Instructions Opp-Code Masked by MR1 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 1 MOV aaaH,CR[MR2] 0BA0H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 2 Right SFT CR, R 0600H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Shift Comparand Register 2 Right SFT MR2, R 0610H Memory at Address, Location set Valid, from: Comparand Register 2 Right SFT MR2, R 0610H Masked by MR1 MOV aaaH,CR[MR1],V 0B24H Select Foreground Register Set SFR 0610H Masked by MR2 MOV aaaH,CR[MR1],V 0B24H Select Foreground Register Set SFR 0610H Maske Register 1 MOV aaaH,CR[MR2],V 0B24	Memory at Address Register Location	set Valid from:				Sp-Soue
Masked by MR1 Masked by MR2MOV [AR],CR[MR1],V MOV [AR],CR[MR2],V0364H MOV [AR],CR[MR2],VCompare Empty LocationsCMP E Compare Skipped Locations0505HMemory at Address, No Change to Validity bits, from: Comparand Register 2MOV [AR],MR2,V0326HCompare Skipped LocationsCMP R0507HMemory at Address, No Change to Validity bits, from: Comparand Register 1MOV aaaH,CR[MR1] MOV aaaH,CR[MR1]0820H Masked by MR1MOV aaaH,CR[MR1] MOV aaaH,CR[MR2]08A0HInstruction: Special Instructions OperationOp-CodeMemory at Address, Location set Valid, from: Comparand Register 2MOV aaaH,CR[MR2] MOV aaaH,CR[MR2]0820H Mov aaaH,MR1SFT CR, R MOV aaaH,CR[MR2]0600HMemory at Address, Location set Valid, from: Comparand Register 1MOV aaaH,CR[MR1],V MOV aaaH,CR[MR2],V0824H Mov aaaH,CR[MR2],V Maske dby MR2Shift Mask Register 2 Left SFT MR2, R MOV aaaH,CR[MR2],V MB24H Maske dby MR2SFT MR2, R MOV aaaH,CR[MR2],V MOV aaaH,CR[MR2],V0824H Mov aaaH,CR[MR2],V MB24HMemory at Highest-priority Match, No Change to Validity bits, from: Comparand Register 2MOV aaaH,CR[MR2],V MOV aaaH,CR[MR2],V0328HMemory at Highest-priority Match, No Change to Validity bits, from: Comparand Register 2MOV HM,CR MOV HM,CR0328HNoP More			0334円	Compare Valid Locations		
Masked by MR2 MOV [AR], CR[MR2], V 03A4H Compare Skipped Locations CMP S 0506H Memory at Address, No Change to Validity bits, from: MOV [AR], MR1, V 0325H Compare Random Access Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: MOV aaaH, CR[MR1] 0820H Instruction: Special Instructions Op-Code Masked by MR1 MOV aaaH, CR[MR2] 08A0H Shift Comparend Right SFT CR, R 0600H Masked by MR2 MOV aaaH, MR1 0B21H MoV aaaH, MR1 0B22H Shift Comparend Right SFT CR, L 0600H Masked by MR2 MOV aaaH, CR[MR1], V 0B24H Shift Comparand Register 2 Right SFT CR, L 0610H Memory at Address, Location set Valid, from: Comparend Register 2 Right SFT MR2, L 0610H Masked by MR1 MOV aaaH, CR[MR1], V 0B24H Select Foreground Register Set SFR 0618H Masked by MR2 MOV aaaH, CR[MR2], V 0B24H Select Foreground Register Set SFR 0618H Masked by MR2 MOV aaaH, MR2, V 0B24H Most aaad, MR2, V 0B26H Instruction: Miscellaneous Instructions 0p-Code <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
Mask Register 1 MOV [AR],MR1,V 0325H Compare Random Access Locations CMP R 0507H Memory at Address, No Change to Validity bits, from: Comparand Register 2 MOV (aAI,CR[MR2],V 0326H Instruction: Special Instructions Operation Mnemonic Op-Code Masked by MR1 MOV aaaH,CR[MR1] 0800H Msted by MR2 MOV aaaH,CR[MR2] 08A0H Shift Comparand Register 3 SFT CR, R 0600H Maske Register 1 MOV aaaH,MR1 0821H Shift Comparand Left SFT CR, L 0601H Memory at Address, Location set Valid, from: Comparand Register 1 MOV aaaH,CR[MR1],V 0822H Shift Mask Register 2 Left SFT MR2, R 0610H Masked by MR1 MOV aaaH,CR[MR1],V 0824H Select Foreground Register Set SFR 0618H Masked by MR2 MOV aaaH,CR[MR1],V 0824H Select Seg. Cont. Reg. to Initial Values 0618H Maske Register 1 MOV aaaH,CR[MR2],V 0824H Instruction: Miscellaneous Instructions 0618H Masked by MR2 MOV aaaH,CR[MR2],V 0824H Mov aaaH,CR[MR2],V 0824H Instruction: Miscellaneous Instructions 0616H Maskeregister 2 MOV aaaH,CR[MR2],V			1,			
Mask Register 2 MOV [AR],MR2,V 0326H Memory at Address, No Change to Validity bits, from: Comparand Register MOV aaaH,CR 0B20H Masked by MR1 MOV aaaH,CR[MR1] 0B60H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Memory at Address, Location set Valid, from: Comparand Register 1 MOV aaaH,CR[MR1]V 0B22H Memory at Address, Location set Valid, from: Comparand Register 1 MOV aaaH,CR[MR1]V 0B24H Maske dby MR1 MOV aaaH,CR[MR1]V 0B24H Maske dby MR1 MOV aaaH,CR[MR2]V 0B24H Masked by MR2 MOV aaaH,CR[MR2]V 0B24H Maske Register 1 MOV aaaH,CR[MR2]V 0B24H Maske Register 1 MOV aaaH,CR[MR2]V 0B24H Maske Register 1 MOV aaaH,CR[MR2]V 0B24H Maske Register 2 MOV aaaH,CR[MR2]V 0B24H Maske Register 1 MOV aaaH,CR[MR2]V 0B24H Mask Register 2 MOV aaaH,CR[MR2]V 0B24H Mask Registe						
Memory at Address, No Change to Validity bits, from: Comparand Register Instruction: Special Instructions Op-Code Memory at Address, No Change to Validity bits, from: Comparand Register MOV aaaH,CR[MR1] 0800H Masked by MR2 MOV aaaH,CR[MR2] 0BA0H Mask Register 1 MOV aaaH,CR[MR2] 0BA0H SFT CR, R 0600H Mask Register 2 MOV aaaH,MR2 0B21H Shift Comparand Right SFT CR, L 0600H Memory at Address, Location set Valid, from: Comparand Register MOV aaaH,CR[MR1],V 0B22H Shift Mask Register 2 Left SFT MR2, L 0610H Masked by MR1 MOV aaaH,CR[MR1],V 0B24H Select Foreground Register Set SBR 0619H Masked by MR2 MOV aaaH,CR[MR1],V 0B24H Instruction: Miscellaneous Instructions 00F Maske Register 2 MOV aaaH,MR1,V 0B24H Instruction: Miscellaneous Instructions 0618H Maske Register 2 MOV aaaH,MR1,V 0B24H No-operation No-operation 0P-Code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H				Compare Nanuom Access Locations		000711
Momental ArrowMOV aaaH,CR0B20HOperationMnemonicOp-CodeMasked by MR1MOV aaaH,CR[MR1]0B60HMasked by MR2MOV aaaH,CR[MR1]0B40HSFT CR, R0600HMasked by MR2MOV aaaH,MR10B22HMOV aaaH,MR10B22HShift Comparand LeftSFT CR, L0601HMasked by MR2MOV aaaH,MR20B22HShift Comparand LeftSFT CR, L0601HMemory at Address, Location set Valid, from: Comparand RegisterMOV aaaH,CR[MR1],V0B24HShift Comparand LeftSFT MR2, R0610HMasked by MR1MOV aaaH,CR[MR1],V0B24HSelect Foreground Register SetSFR0618HMasked by MR1MOV aaaH,CR[MR1],V0B24HSelect Background Register SetSBR0619HMaske gister 2MOV aaaH,CR[MR2],V0B24HInstruction: Miscellaneous Instructions0p-CodeMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HNo-operationNOPMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HNo-operationNOP	index region 2		302011	Instruction, Created Instruction	n 0	
Comparand RegisterMOV aaaH,CR0B20HOperationMnemonicOp-CodeMasked by MR1MOV aaaH,CR[MR1]0B60HMow aaaH,CR[MR2]0BA0HShift Comparand RightSFT CR, R0600HMasked by MR2MOV aaaH,CR[MR2]0BA0HShift Comparand RightSFT CR, L0601HMasked by MR2MOV aaaH,CR[MR2]0B22HShift Mask Register 2 LeftSFT MR2, R0610HMemory at Address, Location set Valid, from: Comparand Register 1MOV aaaH,CR[MR1],V0B24HShift Mask Register 2 LeftSFT MR2, L0611HMasked by MR1MOV aaaH,CR[MR1],V0B24HShift Mask Register 2 LeftSFT MR2, L0618HMasked by MR2MOV aaaH,CR[MR1],V0B24HSelect Background Register SetSBR0619HMaske digter 1MOV aaaH,CR[MR2],V0B24HInstruction: Miscellaneous Instructions Operation061AHMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HNo-operationNOPMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HNo-operationNOP	Memory at Address, No Change to Val	idity bits, from:				
Masked by MR1MOV aaaH,CR[MR1]0B60HMasked by MR2MOV aaaH,MR10B20HMasked by MR2MOV aaaH,MR10B21HMasked by MR2MOV aaaH,MR20B22HMasked by MR2MOV aaaH,MR20B22HMemory at Address, Location set Valid, from: Comparand RegisterMOV aaaH,CR[MR1],V0B24HMasked by MR1MOV aaaH,CR[MR1],V0B24HMasked by MR1MOV aaaH,CR[MR1],V0B24HMasked by MR1MOV aaaH,CR[MR1],V0B24HMasked by MR2MOV aaaH,CR[MR1],V0B24HMasked by MR2MOV aaaH,CR[MR1],V0B24HMasked by MR2MOV aaaH,CR[MR1],V0B24HMasked by MR2MOV aaaH,CR[MR2],V0B24HMask Register 2MOV aaaH,MR2,V0B24HMaske digister 2MOV aaaH,MR2,V0B24HMaske digister 2MOV aaaH,MR2,V0B24HMask Register 2MOV aaaH,MR2,V0B24HMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HMemory at Highest-priority Match, No Change to Validity bits, from: Comparand RegisterMOV HM,CR0328HNo-operationNOPNo-operationNOP0300H		MOV aaaH,CR		Operation	Mnemonic	Op-Code
Masked by MR2 MOV aaaH,CR[MR2] 0BAOH Shift Comparand Right SFT CR, R 0600H Mask Register 1 MOV aaaH,MR1 0B21H Nift Comparand Left SFT CR, L 0601H Mask Register 2 MOV aaaH,MR2 0B22H Shift Comparand Left SFT CR, L 0601H Memory at Address, Location set Valid, from: B22H Shift Mask Register 2 Right SFT MR2, L 0610H Comparand Register MOV aaaH,CR[MR1],V 0B22H Shift Mask Register 2 Left SFT MR2, L 0610H Masked by MR1 MOV aaaH,CR[MR1],V 0B24H Select Foreground Register Set SFR 0618H Masked by MR2 MOV aaaH,CR[MR1],V 0B24H Select Sec Cont. Reg. to Initial Values RSC 0613H Mask Register 1 MOV aaaH,MR2,V 0B24H Select Foreground Register Set SER 0613H Mask Register 2 MOV aaaH,MR2,V 0B24H Select Foreground Register Set SER 0613H Mask Register 2 MOV aaaH,MR2,V 0B24H Select Foreground Register Set SER 0613H Mask Register 2 MOV aaaH,MR2,V 0B26H Instruction: Miscellaneous Instructions 0peration Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register 00V HM,CR 0328H	Masked by MR1	MOV aaaH,CR[M				
Mask Register 1 MOV aaaH,MR1 0B21H Shift Comparand Left SFT CR, L 0601H Mask Register 2 MOV aaaH,MR2 0B22H Shift Mask Register 2 Left SFT MR2, R 0610H Memory at Address, Location set Valid, from: Comparand Register MOV aaaH,CR,V 0B24H Shift Mask Register 2 Left SFT MR2, R 0610H Masked by MR1 MOV aaaH,CR,V 0B24H Select Eackground Register Set SER 0618H Masked by MR2 MOV aaaH,CR[MR2],V 0B24H Reset Seg. Cont. Reg. to Initial Values SSC 061AH Maske Register 2 MOV aaaH,MR1,V 0B25H MSEH Instruction: Miscellaneous Instructions 0p-Code Memory at Highest-priority Match, No Change to Validity bits, from: MOV HM,CR 0328H No-operation NOP 0300H	Masked by MR2			Shift Comparand Right	SFT CR, R	0600H
Mask Register 2 MOV aaaH,MR2 0B22H Shift Mask Register 2 Right SFT MR2, R 0610H Memory at Address, Location set Valid, from: Comparand Register MOV aaaH,CR,V 0B24H Select Foreground Register 2 Left SFT MR2, L 0611H Masked by MR1 MOV aaaH,CR[MR1],V 0B24H Select Foreground Register Set SFR 0618H Masked by MR1 MOV aaaH,CR[MR2],V 0B44H Select Background Register Set SBR 0610H Masked by MR2 MOV aaaH,CR[MR2],V 0B44H Reset Seg. Cont. Reg. to Initial Values RSC 061AH Mask Register 1 MOV aaaH,MR2,V 0B26H Instruction: Miscellaneous Instructions Operation Operation Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H						
Memory at Address, Location set Valid, from: Shift Mask Register 2 Left SFT MR2, L 0611H Comparand Register MOV aaaH,CR,V 0B24H Select Foreground Register Set SFR 0618H Masked by MR1 MOV aaaH,CR[MR1],V 0B64H Select Sect Sect Cont. Reg. to Initial Values SSC 0614H Masked by MR2 MOV aaaH,CR[MR2],V 0B24H Reset Seg. Cont. Reg. to Initial Values RSC 0614H Mask Register 2 MOV aaaH,MR2,V 0B26H Instruction: Miscellaneous Instructions 0p-Code Memory at Highest-priority Match, No Change to Validity bits, from: MOV HM,CR 0328H No-operation NOP 0300H						
Memory at Address, Location set Valid, from: MOV aaaH,CR,V 0B24H Comparand Register MOV aaaH,CR,V 0B24H Masked by MR1 MOV aaaH,CR[MR1],V 0B24H Masked by MR2 MOV aaaH,CR[MR2],V 0BA4H Masked by MR2 MOV aaaH,CR[MR2],V 0BA4H Maske Register 1 MOV aaaH,MR1,V 0B25H Mask Register 2 MOV aaaH,MR2,V 0B24H Memory at Highest-priority Match, No Change to Validity bits, from: MOV HM,CR 0328H Comparand Register MOV HM,CR 0328H No-operation NOP						
Comparand Register MOV aaaH,CR,V 0B24H Select Background Register Set SBR 0619H Masked by MR1 MOV aaaH,CR[MR1],V 0B64H Reset Seg. Cont. Reg. to Initial Values RSC 061AH Masked by MR2 MOV aaaH,CR[MR2],V 0B44H Instruction: Miscellaneous Instructions 061AH Masked by MR2 MOV aaaH,MR2,V 0B26H Instruction: Miscellaneous Instructions 0p-Code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H	Memory at Address, Location set Valid	, from:				
Masked by MR1 MOV aaaH,CR[MR1],V 0B64H Reset Seg. Cont. Reg. to Initial Values RSC 061AH Masked by MR2 MOV aaaH,CR[MR2],V 0B44H Mosked by MR2 MOV aaaH,MR1,V 0B26H Instruction: Miscellaneous Instructions 061AH Masked by MR2 MOV aaaH,MR1,V 0B26H Mosked by MR2 062AH 061AH Masked by MR2 MOV aaaH,MR1,V 0B26H Instruction: Miscellaneous Instructions 0p-Code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H			0B24H			
Masked by MR2 MOV aaaH,CR[MR2],V 0BA4H Mask Register 1 MOV aaaH,MR1,V 0B25H Mask Register 2 MOV aaaH,MR2,V 0B26H Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register Instruction: Miscellaneous Instructions Moveration Moveration Moveration No-pperation Moveration No-pperation Moveration No-pperation Moveration No-pperation						
Mask Register 1 Mask Register 2 MOV aaaH,MR1,V MOV aaaH,MR2,V 0B25H 0B26H Instruction: Miscellaneous Instructions Operation Op-Code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H No-operation NOP 0300H Operation NOP 0300H						501711
Mask Register 2 MOV aaaH,MR2,V 0B26H Operation Mnemonic Op-Code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register MOV HM,CR 0328H No-operation NOP 0300H				Instruction: Miscollanoous Inc	structions	
Operation Mnemonic Op-code Memory at Highest-priority Match, No Change to Validity bits, from: Comparand Register No-operation NOP 0300H No-operation No-operation NOP 0300H Stepse 0300H						0.0.0.4
Comparand Register MOV HM, CR 0328H No-operation NOP 0300H				Operation	winemonic	Up-Code
Comparand Register MOV HW,CR 0320H Cat Full Flam				No-operation	NOP	0300円
	Masked by MR1	MOV HM,CR[MR	ij 0368H	• an ridg		57 0011

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Voltage on all Other Pins

Temperature Under Bias Storage Temperature DC Output Current -0.5 to 7.0 Volts -0.5 to VCC+0.5 Volts (-2.0 Volts for 10 ns, measured at the 50% point) -40°C to +85°C -55°C to +125°C 20 mA (per Output, one at a time, one second duration) Stresses exceeding those listed under Absolute Maximum Ratings may induce failure. Exposure to absolute maximum ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

All voltages are referenced to GND.

	OPER	ATING CONDI	TIONS (voltage	s referen	ced to Gl	ND at tl	he device pin)		
Symbol	Paramet	er		Min	Typical	Max	Units	Notes		
VCC	Operating	g Supply Voltage		4.75	5.0	5.25	Volts			
VIH	Input Vol	tage Logic "1"		2.2		V _{CC} +0.5	Volts			
VIL	Input Vol	tage Logic "0"		-0.5		0.8	Volts	1, 2		
т _А	Ambient	Operating Temperat	ure	0		70	°C	Still Air		
		EL	ECTRIC	AL CH	ARACTE	RISTICS	6			
Symbol	Paramet	er		Min	Typical	Max	Units	Notes		
ICC	Average	Power Supply Curre	nt		35	55	mA	tELEL=tELEL(min.), 9		
ICC(SB)	Stand-by	Power Supply Curre	ent			7	mA	/E = HIGH		
VOH	Output V	oltage Logic "1"		2.4			Volts	I _{OH} = -2.0 mA		
VOL	Output V	oltage Logic "0"				0.4	Volts	I _{OL} = 4.0 mA		
IIZ	Input Lea	akage Current		-2		2	μA	V _{SS} ≤ V _{IN} ≤ V _{CC} , 10		
IOZ	Output Le	eakage Current		-10		10	μA	$V_{SS} \le V_{OUT} \le V_{CC};$ DQ _n = High Impedance		
			CA	APACII	1					
Symbol	Paramete				Max	Units	Notes			
CIN	Input Cap				6	pF		Hz, V _{IN} =0 V.		
COUT	Output Ca	apacitance			7	pF	f=1MH	z, V _{OUT} =0 V.		
		Input Signal Tra Input Signal Rise Input Signal Fall Input Timing Re Output Timing R	nsitions e Time Time ference Le	vel	NDITION	0.0 to 3 < 3 < 3 1.5 v 1.5 v	ns ns rolts			
		:	SWITCH	ING TE	ST FIGU	IRES				
To Device \ Under Test R2 = 510 oh	5.0 V	R1 = 961 ohm C1 = 30pF (includes jig)	To Devica Under Tes R2 = 510	st /			INPUT AVEFORM 50% AMPLIT POINT			
Figur	e 8: AC Te	est Load A	Figu	Figure 9: AC Test Load B				0: Input Signal Wavefor		

No Symbol	Parameter (all times in nanoseconds)	-7	-90		-12				
	Farameter (an times in handseconds)	Min	Max	Min	Max	Min	Max	Notes	
1	^t ELEL	Chip Enable Compare Cycle Time	70		90		120		
2	^t ELEH	Chip Enable LOW Pulse Width Short Cycle:	15		25		35		4
		Medium Cycle:	35		50		75		4
		Long Cycle:	55		75		100		4
3	^t EHEL	Chip Enable HIGH Pulse Width	15		15		20		
4	^t CVEL	Control Input to Chip Enable LOW Set-up Time	0		0		0		5
5	^t ELCX	Control Input from Chip Enable LOW Hold Time	10		10		15		5
6	^t ELQX	Chip Enable LOW to Outputs Active	3		3		3		6
7	^t ELQV	Chip Enable LOW to Outputs Valid		30		50		70	4,6
				52		75		85	4,6
8	^t EHQZ	Chip Enable HIGH to Outputs High-Z	3	10	3	15	3	20	7
9	^t DVEL	Data to Chip Enable LOW Set-up Time	0		0		0		
10	^t ELDX	Data from Chip Enable LOW Hold Time	10		10		15		
11	^t FIVEL	Full In Valid to Chip Enable LOW Set-up Time	0		0		0		
12	^t FIVFFV	Full In Valid to Full Flag Valid		5		7		8	
13	^t ELFFV	Chip Enable LOW to Full Flag Valid		50		75		90	
14	^t MIVEL	Match In Valid to Chip Enable LOW Set-up Time	0		0		0		
15	^t EHMFX	Chip Enable HIGH to /MF, /MA, /MM Invalid	0		0		0		
16	^t MIVMFV	Match In Valid to /MF Valid, /MA, /MM		5		7		8	
17	^t EHMFV	Chip Enable HIGH to /MF Valid		16		25		30	
18	tEHMXV	Chip Enable HIGH to /MA and /MM Valid		18		25		30	
19	tRLRH	Reset LOW Pulse Width	100		100		100		8

NOTES

1. -1.0V for a duration of 10 ns measured at the 50% amplitude points for Input-only lines (Figure 10).

2. Common I/O lines are clamped, so that signal transients cannot fall below -0.5V.

3. At 0-70°C and 5.0V \pm 0.25V.

4. See Table 11.

5. Control signals are /W, /CM and /EC.


6. With load specified in Figure 8.


7. With load specified in Figure 9.

8. /E must be HIGH during this period to ensure accurate default values in the configuration registers.

9. With output and I/O pins unloaded.

10. The /Reset pin has an internal pull-up registor of 6-12 Kohms.





ORDERING INFORMATION											
P	ART NU	MBER		CYCLE T	IME	P	ACKAG	E	TEM	PERATURE	VOLTAGE
MU9C3480A-70DC 70ns 44- MU9C3480A-90DC 90ns 44- MU9C3480A-12DC 120ns 44-								CC	(0-70°C 0-70°C 0-70°C	5.0 ± 0.25 5.0 ± 0.25 5.0 ± 0.25
PACKAGE OUTLINE											
					D	imensions	are in ir	iches.			
44-pin PLCC	Dim. A	Dim. B	Dim. C	Dim. D	Dim. E	Dim. E1	Dim. F	Dim. F1	Dim. a	Dim. b	
(in.)	<u>.170</u> .180	<u>.017</u> TYP	<u>.018</u> .032	<u>.100</u> TYP	. <u>650</u> .656	<u>.685</u> .695	<u>.590</u> .630	<u>.050</u> TYP	$\frac{3^{\circ}}{6^{\circ}}$.045±.002 x 45°±2°	
MUSIC 254 B M Hackett USA Tel: (
MUSIC	MUSIC Semiconductors' agent or distributor: Visit our Web Site at http://www.music.com MUSIC Semiconductors' agent or distributor: MUSIC Semiconductors reserves the right to make changes to its products and specifications at any time in order to improve on performance, manufacturability or reliability. Information furnished by MUSIC is believed to be accurate, but no responsibility is assumed by MUSIC Semiconductors for the use of said information, nor for any infringements of patents or of other third-party rights which may result from said use. No license is granted by implication or otherwise under any patent or patent industric company. © Copyright 1997, MUSIC Semiconductors										