

## DATA BULLETIN

## CMX612

# Calling Line Identifier with VMWI


#### **ADVANCE INFORMATION**

#### **Features**

- CLI, CIDCW and VMWI System Operation
- CLASS (FSK) and SDT (Stuttered Dial Tone)
- Low Power Operation 0.5mA at 2.7V
- Zero-Power Detector for Ring or Line Reversal
- Low CAS Tone Falsing in CIDCW Mode
- Bellcore, British Telecom, ETSI, and Mercury Compatible

## **Applications**

- CLI and CIDCW Adjunct Boxes
- CLI and CIDCW Feature Phones
- Computer Telephony Integration
- Call Logging Systems
- Voice-Mail Equipment



The CMX612 is a low power CMOS device used for the reception of physical layer signals in Bellcore's Calling Identity Delivery system (CID), British Telecom's Calling Line Identification Service (CLIP), the Cable Communications Association's Caller Display Services (CDS), and similar evolving systems. This device also meets the requirements of emerging Caller Identity with Call Waiting Services (CIDCW).

Visual Message Waiting Indicator (VMWI) detection in both CLASS (FSK) and (SDT) Stuttered Dial Tone modes is provided by the CMX612. In addition, two different signal inputs are available to support Tip/Ring and Hybrid connectivity. This device includes a 'zero-power' ring or line reversal detector, two dual-tone detectors and a 1200-baud FSK Bell 202/V.23 compatible asynchronous data demodulator. The dual-tone detectors are the Tone Alert Signal (2130Hz plus 2750Hz) detector and the stuttered dial tone (350Hz plus 440Hz) detector. The 1200-baud FSK Bell 202/V.23 compatible asynchronous data demodulator with data retiming circuitry removes the need for a UART in the associated  $\mu C$ .

The CMX612 is suitable for use in systems using Bellcore specifications GR-30-CORE and SR-TSV-002476, British Telecom specifications SIN227 and SIN242, CCA TW/P&E/312, ETSI ETS 300 659 parts 1 and 2, ETS 300 778 parts 1 and 2, and Mercury Communications MNR 19.

This device may be used with a 2.7V to 5.5V power supply and is available in the following packages: 20-pin TSSOP (CMX612E3) or 22-pin PDIP (CMX612P6).

## **CONTENTS**

<u>Se</u>	ection	<u>1</u>		<u>Page</u>
1	Blo	ck Dia	agram	3
2	Sigi	nal Lis	st	4
3	Exte	ernal	Components	5
4	Gen	eral [	Description	6
	4.1	Mode	e Control Logic	6
	4.2	Input	Signal Amplifiers	7
	4.3	Band	lpass Filters	8
	4.4	Level	l Detector	8
	4.5	FSK	Demodulator	8
	4.6	FSK	Data Retiming	9
	4.7	Tone	Alert Detector	10
	4.8	Dial 1	Tone Detector	11
	4.9	Ring	or Line Polarity Reversal Detector	11
	4.10		Osc and Clock Dividers	
5	App	licati	on Notes	13
	5.1	'On-F	Hook' Operation	13
		5.1.1	Bellcore System	13
		5.1.2	British Telecom System	13
		5.1.3	Other On-hook Systems	14
	5.2	'Off-H	Hook' Operation	16
	5.3	VMW	/I Operation	18
		5.3.1	SDT Mode	18
		5.3.2	CLASS (FSK) Mode	18
2 3 4	Perf	forma	nce Specification	20
	6.1	Elect	rical Performance	20
		6.1.1	Absolute Maximum Ratings	20
		6.1.2	Operating Limits	20
		6.1.3	Operating Characteristics	21
	6.2	Pack	aging	24

MX-COM, Inc. reserves the right to change specifications at anytime and without notice.

## 1 Block Diagram




Figure 1: Block Diagram

## 2 Signal List

Package		Signal		Description		
E3	P6	Name	Type			
1	1	XTAL	output	The output of the on-chip Xtal oscillator inverter.		
2	2	XTAL	input	The input to the on-chip Xtal oscillator inverter.		
3	3	RD	input (S)	Input to the Ring or Line Polarity Reversal Detector.		
4	4	RT	bi-directional	Open-drain output and Schmitt trigger input forming part of the Ring or Line Polarity Reversal detector. An external resistor to $V_{DD}$ and a capacitor to $V_{SS}$ should be connected to RT to filter and extend the RD input signal.		
5	5	INPUT SELECT	input (S)	Controls the selection of the two Input Signal Amplifiers. A low level selects Input 1 and a high level selects Input 2.		
6	6	AMPOUT1	bi-directional	The output of on-chip Input Signal Amplifier 1 and an input to the signal selection multiplexer.		
7	7	IN1-	input	The inverting input to on-chip Input Signal Amplifier 1.		
8	8	IN1+	input	The non-inverting input to on-chip Input Signal Amplifier 1.		
9	10	$V_{BIAS}$	output	Internally generated bias voltage, held at $V_{DD}/2$ when the device is not in 'Zero-Power' mode. Should be bypassed to $V_{SS}$ by a capacitor mounted close to the device pins.		
10	11	$V_{SS}$	Power	Negative supply rail (signal ground).		
11	12	IN2+	input	The non-inverting input to on-chip Input Signal Amplifier 2.		
12	13	IN2-	input	The inverting input to on-chip Input Signal Amplifier 2.		
13	14	AMPOUT2	bi-directional	The output of on-chip Input Signal Amplifier 2 and an input to the signal selection multiplexer.		
14	15	MODE 2	input (S)	Input used to select the operating mode. See Section 4.1.		
15	16	MODE 1	input (S)	As per MODE 2 description.		
16	17	ĪRQ	output	An open-drain active low output that may be used as an Interrupt Request/Wake-up input to the associated $\mu C$ . An external pull-up resistor should be connected between this output and $V_{DD}$ .		
17	18	DET	output	A logic level output driven by the Ring or Line Polarity Reversal Detector, the Tone Alert Detector, the Dial Tone Detector or the FSK Level detect circuits, depending on the operating mode. See Section 4.1.		
18	19	RXCLK	input (S)	An input that may be used to clock received data bits out of the FSK Data Retiming block.		
19	21	RXD	output	A logic level output carrying either the raw output of the FSK Demodulator or re-timed 8-bit characters depending on the state of the RXCLK input. See Section 4.6		
20	22	V <sub>DD</sub>	Power	The positive supply rail. Levels and thresholds within the device are proportional to this voltage. Should be bypassed to V <sub>SS</sub> by a capacitor mounted close to the device pins.		
	9, 20			Not used. Do not connect to these pins.		

Input (S) = Schmitt Trigger Input

Table 1: Signal List

## 3 External Components




Figure 2: Recommended External Components Typical Application

R1		470kΩ
R2		See Section 4.8
R3 – R7		470kΩ
R8	Note 1	$470$ kΩ for $V_{DD} = 3.3$ V $680$ kΩ for $V_{DD} = 5.0$ V
R9	Note 1	240kΩ for $V_{DD}$ = 3.3V 200kΩ for $V_{DD}$ = 5.0V
R10		160kΩ
R11 - R14		100kΩ
R15		600Ω
R16		120kΩ
R17		100kΩ
R18		100kΩ ±20%

C1, C2		18pF
C3, C4		0.1μF
C5		0.33μF
C6, C7		680pF
C8, C9	Note 2	0.1μF
C11, C12		330pF
C13		10nF
C14		100nF
X1	Note 3	3.579545MHz
D1 - D4		1N4004

Resistors  $\pm 1\%$ , capacitors  $\pm 20\%$  unless otherwise stated.

Table 2: Recommended External Components for Typical Application

#### **Recommended External Components Notes:**

- 1. Reference Section 4.2
- 2. It is recommended that the printed circuit board be laid out with a ground plane in the CMX612 area to provide a low impedance ground connection to the V<sub>SS</sub> pin and to the decoupling capacitors C8 and C9.
- 3. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of V<sub>DD</sub>, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design assistance, please consult you crystal manufacturer.

## 4 General Description

### 4.1 Mode Control Logic

The CMX612's operating mode and the source of the DET and  $\overline{IRQ}$  outputs are determined by the logic levels applied to the MODE 1 and MODE 2 input pins;

MODE 1	MODE 2	Mode	DET output from	IRQ output from
0	0	Tone Alert Detect	Tone Alert Signal Detection.	Valid 'off-hook' CAS or
			CAS tones present.	Ring or Line Polarity Reversal Detection.
				Ringing Signal present.
0	1	FSK Receive	FSK Level Detection.	FSK Data Retiming [1] or
			FSK present.	Ring or Line Polarity Reversal Detection.
				Ringing Signal present.
1	0	'Zero-Power'	Ring or Line Polarity Reversal Detection.	Ring or Line Polarity Reversal Detection.
			Ringing Signal present.	Ringing Signal present.
1	1	Dial Tone Detect	Dial Tone Signal Detection.	Valid dial tone detected.
			Both tones present.	

<sup>[1]</sup> If enabled.

In 'Zero-Power' mode, power is removed from all of the internal circuitry except for the Ring or Line Polarity Reversal Detector and the DET and  $\overline{IRQ}$  outputs.

#### 4.2 Input Signal Amplifiers

These amplifiers can be used to convert the balanced FSK, Tone Alert and VMWI signals received over the telephone line to an unbalanced signal of the correct amplitude for the FSK receiver, Tone Alert and Dial Tone Detector circuits.




Figure 3: Input Signal Amplifier, balanced input configuration

The design equations for this circuit are;

Differential voltage gain 
$$\frac{V_{AMPOUT}}{V(B-A)} = \frac{R8}{R9}$$
  
 $R6 = R7 = 470 k\Omega$   
 $R10 = 160 k\Omega$   
 $R9 = R8 \times \frac{R10}{(R8-R10)}$ 

The target differential voltage gain depends on the expected signal levels between the A and B wires and the CMX612's internal threshold levels, which are proportional to the supply voltage.

The CMX612 has been designed to meet the applicable specifications with R8 =  $430 k\Omega$  at  $V_{DD}$  = 3.0 V nominal, rising to  $680 k\Omega$  at  $V_{DD}$  = 5.0 V, and R9 should be  $240 k\Omega$  at  $V_{DD}$  = 3.0 V and  $200 k\Omega$  at  $V_{DD}$  = 5.0 V as shown in Section 3 and Figure 5.

The Input Signal Amplifiers may also be used with an unbalanced signal source as shown in Figure 4. The values of R6 and R8 are as for the balanced input case.




Figure 4: Input Signal Amplifier, unbalanced input configuration




Figure 5: Input Signal Amplifier, optimum values of R8 and R9 vs. V<sub>DD</sub>

#### 4.3 Bandpass Filters

These are used to attenuate out of band noise and interfering signals which might otherwise reach the FSK Demodulator, Tone Alert Detector, Dial Tone detector and Level Detector circuits. The characteristics of these filters differ in FSK, Tone Alert and Dial Tone modes. Most of the filtering is provided by switched capacitor stages clocked at 57.7kHz or 9.62kHz depending on mode of operation.

#### 4.4 Level Detector


This block operates by measuring the level of the signal at the output of the Bandpass Filter, and comparing it against a threshold that depends on whether FSK Receive, Tone Alert Detect or Dial Tone Detect mode has been selected.

In Tone Alert Detect mode, the output of the Level Detector block provides an input to the Tone Alert Signal Detector.

In Dial Tone Detect mode, the output of the Level Detector block provides an input to the Dial Tone Signal Detector.

In FSK Receive mode, the CMX612 DET output will be set high when the level has exceeded the threshold for sufficient time. Amplitude and time hysteresis are used to reduce chattering of the DET output in marginal conditions.

Note that in FSK Receive mode this circuit may also respond to non-FSK signals such as speech.



See Section 6.1 for definitions of  $t_{\mbox{\footnotesize{EON}}}$  and  $t_{\mbox{\footnotesize{EOFF}}}$ 

Figure 6: FSK Level Detector Operation

#### 4.5 FSK Demodulator

This FSK Demodulator block converts the 1200 baud FSK input signal to a logic level received data signal which is output via the RXD pin as long as the Data Retiming function is not enabled (see Section 4.6). This output does not depend on the state of the FSK Level Detector output.

**Note:** In the absence of a valid FSK signal, the demodulator may falsely interpret speech or other extraneous signals as data.

#### 4.6 FSK Data Retiming

The Data Retiming block extracts the 8 data bits of each character from the received asynchronous data stream, and presents them to the  $\mu$ C under the control of strobe pulses applied to the RXCLK input. The timing of these pulses is not critical and they may easily be generated by a simple software loop. This facility removes the need for a UART in the  $\mu$ C without incurring an excessive software overhead.

This block operates on a character by character basis by first looking for the mark to space transition which signals the beginning of the start bit, then, using this as a timing reference, sampling the output of the FSK Demodulator in the middle of each of the following 8 received data bits, storing the results in an internal 8-bit shift register.

When the eighth data bit has been clocked into the internal shift register, the CMX612 examines the RXCLK input. If this is low then the  $\overline{IRQ}$  output will be pulled low and the first of the stored data bits put onto the RXD output pin. On detecting that the  $\overline{IRQ}$  output has gone low, the  $\mu C$  should pulse the RXCLK pin high 8 times. The high to low transition at the end of the first 7 of these pulses will be used by the CMX612 to shift the next data bit from the shift register onto the RXD output. At the end of the eighth pulse, the FSK Demodulator output will be reconnected to the RXD output pin. The  $\overline{IRQ}$  output will be cleared the first time the RXCLK input goes high.

Thus to use the Data Retiming function, the RXCLK input should be kept low until the  $\overline{IRQ}$  output goes low; if the Data Retiming function is not required the RXCLK input should be kept high.

The only restrictions on the timing of the RXCLK waveform are those shown in Figure 7 and the need to complete the transfer of all eight bits into the  $\mu$ C within 8.3ms (the time of a complete character at 1200 baud).




Figure 7: FSK Operation With Data Retiming

**Note:** If enabled, the Data Retiming block will interpret the FSK Channel Seizure signal (a sequence of alternating mark and space bits) as valid received characters, with values of 55 (hex). Similarly, it may interpret speech or other signals as random characters.

If the Data Retiming facility is not required, the RXCLK input to the CMX612 should be kept high. The asynchronous data from the FSK Demodulator will then be connected directly to the RXD output pin, and the  $\overline{IRQ}$  output will not be activated by the FSK signal. This case is illustrated in Figure 8.




Figure 8: FSK Operation Without Data Retiming (RXCLK always high)

#### 4.7 Tone Alert Detector


This block is enabled when the CMX612 is set to Tone Alert Detect mode. It will then monitor the received signal for the presence of simultaneous 2130Hz and 2750Hz tones of sufficient level and duration.

Two digital bandpass filters, centered around 2130Hz and 2750Hz, are used within the block to give additional rejection of interfering signals.

The CMX612 DET output will be set high while a Tone Alert signal is detected.

When the DET output goes low at the end of the Tone Alert signal, then if the DET output had been high for a time within the CAS qualifying time  $t_{QCAS}$  limits (see Section 6.1), then the  $\overline{IRQ}$  output will be pulled low and will remain low until the CMX612 is switched out of Tone Alert Detect mode.

**Note:** The  $t_{QCAS}$  timing has been optimized for the detection of 75 to 85ms Tone Alert (CAS) signals used in off-hook applications, the longer (88 to 110ms) Tone Alert signal employed by British Telecom for on-hook applications will not necessarily cause  $\overline{IRQ}$  to go low.



See Section 6.1.3 for definitions of  $t_{\text{TON}}$ ,  $t_{\text{TOFF}}$  and  $t_{\text{QCAS}}$ 

Figure 9: Tone Alert Detector Operation


#### 4.8 Dial Tone Detector

This block is enabled when the CMX612 is set to Dial Tone Detect mode. It will then monitor the received signal for the presence of simultaneous 350Hz and 440Hz tones of sufficient level and duration.

Two digital bandpass filters, centered around 350Hz and 440Hz, are used within the block to give additional rejection of interfering signals. The CMX612 DET output will be set high while a Dial Tone signal is detected.

When the DET output goes high, the  $\overline{IRQ}$  output will be pulled low. It will remain low until the CMX612 is switched out of Dial Tone Detect mode.

**Note:** The Dial Tone Detect timing has been optimized for the detection of >90ms signals. Shorter dial tone signals will not necessarily be detected.



See Section 6.1.3 for definitions of t<sub>DON</sub> and t<sub>DOFF</sub>

Figure 10: Dial Tone Detector Operation

#### 4.9 Ring or Line Polarity Reversal Detector

These circuits are used to detect the Line Polarity Reversal and Ringing signals associated with the Calling Line Identification protocol. Figure 11 illustrates their use in a typical application.




Figure 11: Ring or Line Polarity Reversal Operation

When no signal is present on the telephone line, RD will be at  $V_{SS}$  and RT pulled to  $V_{DD}$  by R5 so the output of the Schmitt trigger 'B' will be low.

The ring signal is usually applied at the subscriber's exchange as an AC voltage inserted in series with one of the telephone wires and will pass through either C3 and R3 or C4 and R4 to appear at the top end of R1 (point X in Figure 11) in a rectified and attenuated form.

The signal at point X will be further attenuated by the potential divider formed by R1 and R2 before being applied to the CMX612 input RD. If the amplitude of the signal appearing at RD is greater than the input threshold (Vt<sub>HI</sub>) of Schmitt trigger 'A' then the N transistor connected to RT will be turned on, pulling the voltage at RT to  $V_{SS}$  by discharging the external capacitor C5. The output of the Schmitt trigger 'B' will then go high, activating the DET and/or  $\overline{IRQ}$  outputs depending on the states of the MODE 1 and MODE 2 inputs.

The minimum amplitude ringing signal that is certain to be detected is:

$$\left(0.7 + Vt_{HI} \frac{\left(\!R1 + R2 + R3\right)}{R2}\!\right)\!\!\left(\!0.707 V_{RMS}\right)$$

where Vt<sub>HI</sub> is the high-going threshold voltage of the Schmitt trigger A (see Section 6.1.3).

With R1, R3 and R4 all at  $470k\Omega$ , as Figure 2, setting R2 to  $68k\Omega$  will guarantee detection of ringing signals of  $40V_{RMS}$  and above for  $V_{DD}$  over the range 2.7 to 5.5V.

A line polarity reversal may be detected using the same circuit but there will be only one pulse at RD. The British Telecom specification SIN242 says that the circuit must detect a +15V to -15V reversal between the two lines slewing in 30ms. For a linearly changing voltage at the input to C3 (or C4), then the voltage appearing at the RD pin will be:

$$\frac{dV}{dt}$$
C3 $\left(1-e^{-\frac{t}{T}}\right)$ R2

where  $T = C3 \times (R1 + R2 + R3)$  and dV/dt is the input slew rate.

For dV/dt = 500V/sec (15V in 30ms), R1, R3 and R4 all  $470k\Omega$  and C3, C4 both  $0.1\mu F$  as Figure 2, then setting R2 to  $390k\Omega$  will guarantee detection at  $V_{DD} = 5.5V$ .

If the time constant of R5 and C5 is large enough then the voltage on RT will remain below the threshold of the 'B' Schmitt trigger keeping the DET and/or  $\overline{\text{IRQ}}$  outputs active for the duration of a ring cycle.

The time for the voltage on RT to charge from V<sub>SS</sub> towards V<sub>DD</sub> can be derived from the formula:

$$V_{RT} = V_{DD} \left( 1 - e^{-\frac{t}{R5C5}} \right)$$

As the Schmitt trigger high-going input threshold voltage (Vt<sub>HI</sub>) has a minimum value of 0.56 x V<sub>DD</sub>, then the Schmitt trigger B output will remain high for a time of at least 0.821 x R5 x C5 following a pulse at RD.

Using the values given in Figure 2 (470k $\Omega$  and 0.33 $\mu$ F) gives a minimum time of 100 ms (independent of V<sub>DD</sub>), which is adequate for ring frequencies of 10Hz or above.

If necessary, the  $\mu C$  can distinguish between a ring and a reversal by timing the length of the  $\overline{\mbox{IRQ}}$  or DET output.

#### 4.10 Xtal Osc and Clock Dividers

Frequency and timing accuracy of the CMX612 is determined by a 3.579545MHz clock present at the XTAL pin. This may be generated by the on-chip oscillator inverter using the external components C1, C2 and X1 of Figure 2, or may be supplied from an external source to the XTAL input, in which case C1, C2 and X1 should not be fitted.

The oscillator is turned off in 'Zero-Power' mode.

If the clock is provided by an external source which is not always running, then the MODE 1 input must be set high and the MODE 2 input must be set low when the clock is not available. Failure to observe this rule may cause a significant rise in the supply current drawn by CMX612 as well as generating undefined states of the RXD, DET and  $\overline{IRQ}$  outputs.

## 5 Application Notes

#### 5.1 'On-Hook' Operation

The systems described in this section operate when the telephone set is not in use (on-hook) to display the number of a calling party before the call is answered.

#### 5.1.1 Bellcore System

Figure 12 illustrates the line signaling and CMX612 I/O signals for the Bellcore on-hook Caller ID system as defined in Bellcore documents GR-30-CORE and SR-TSV-002476 and also in ETS 300 659-1 Section 6.1.1 and ETS 300 778-1.

As for the British Telecom system, the 'Chan Seize' signal is a '1010..' FSK bit sequence. The Bellcore specifications do not require AC or DC line terminations while the FSK data is being received, however ETS 300 659-1 and ETS 300 778-1 allow for the possibility of an AC termination being applied.

**Note:** For simplicity of presentation, the Data Retiming function is not used in Figure 12 (RXCLK is kept high).





Figure 12: Bellcore On-hook System Signals

#### 5.1.2 British Telecom System

Figure 13 illustrates the line signaling and CMX612 I/O signals for the British Telecom on-hook Calling Line ID system as defined in British Telecom specifications SIN227 and SIN242 part 1. A similar system is described in ETS 300 659-1 Section 6.1.2c and ETS 300 778-1.

The Tone Alert signal consists of simultaneous 2130Hz and 2750Hz tones, the 'Chan Seize' signal is a '1010..' FSK bit sequence. Not shown are the requirements for ac and dc loads, including a short initial Current Wetting Pulse, to be applied to the line 20ms after the end of the Tone Alert signal and to be maintained during reception of the FSK signal. Note that, for simplicity of presentation, the Data Retiming function is not used in Figure 13 (RXCLK is kept high).



<sup>[1]</sup> IDLE 1 + IDLE 2 5 sec.

Figure 13: British Telecom On-hook System Signals

#### 5.1.3 Other On-hook Systems

ETS 300 659-1 and ETS 300 778-1 also allow for systems where the FSK transmission is preceded by a Dual Tone Alerting signal similar to that used by British Telecom but without a line reversal (Section 6.1.2a) or by a Ringing Pulse Alerting Signal (Section 6.1.2b).

The U.K. CCA (Cable Communications Association) specification TW/P&E/312 precedes the FSK signals by a 200 to 450ms ring burst. The use of ac and dc line terminations during FSK reception is optional.

Mercury Communications Ltd. specification MNR 19 allows for either the British Telecom system or that specified by CCA.

As these are all slight variants on the British Telecom and Bellcore systems, they can also be handled by the CMX612.

<sup>[2]</sup> IRQ may go low at end of DET high period, but this is not guaranteed.





Figure 14: Flow Chart for On-hook operation of CMX612

#### 5.2 'Off-Hook' Operation

The CIDCW (Calling Identity on Call Waiting) system described in this section operates when the telephone set is in use (off-hook) to display the number of a waiting caller without interrupting the current call.

Bellcore documents GR-30-CORE and SR-TSV-002476, British Telecom specifications SIN227 and SIN242 Part 2 and ETS 300-659-2 all describe similar systems in which a successful CIDCW transaction consists of a sequence of actions between the CPE (Customer Premises Equipment - e.g. a telephone) and the Central Office as indicated in Figure 15.



- A. Normal conversation with both near and far end voice present.
- B. Central Office mutes far end voice, sends CAS and becomes silent.
- C. CPE recognizes CIDCW initiation and mutes near end voice and keypad.
- D. CPE sends DTMF ACK to Central Office to signal its readiness to receive FSK data.
- E. Central Office recognizes ACK and sends FSK Caller ID data to CPE.
- F. CIDCW transaction is complete. CPE unmutes near end voice and the Central Office unmutes far end voice, returning to normal conversation.

Figure 15: CIDCW Transaction from Near End CPE Perspective

The CAS signal is transmitted by the Central Office to initiate a CIDCW transaction and consists of an 80ms burst of simultaneous 2130Hz and 2750Hz tones.

CAS detection is very important because a "missed" signal causes Caller ID information to be lost and a false signal detection produces a disruptive tone which is heard by the far end caller. Because the CAS signals must be detected in the presence of conversations which both mask and masquerade as the tone signals, this function is difficult to accomplish correctly.

Because the numbers of false responses (Talk-offs) and missed signals (Talk-downs) are related to the speech levels at the CMX612 input, and because the level of near end speech from the local handset is normally greater than that of far end speech coming from the Central Office, a further improvement in overall performance can be obtained by taking the CMX612's audio input from the receive side of the telephone set hybrid where this is possible.

The internal algorithms used by the CMX612 to drive the DET and  $\overline{IRQ}$  outputs in Tone Alert Detect mode have been optimized for the detection of off-hook CAS signals in the presence of speech when used according to the following principles:

- 1. If it is possible to mute the local speech from the microphone rapidly (within 0.5ms) without introducing noise (i.e. where the CIDCW equipment is built into the telephone set) then this should be done whenever the CMX612 is in Tone Detect mode and the DET output is high. Doing this will markedly reduce the number of false responses generated by local (near end) speech. Note that the DET output is not used for any other purpose in an off-hook application when the CMX612 is set to Tone Alert Detect mode.
- The IRQ output going low when in Tone Alert Detect mode indicates that a CAS has been detected. The
  local handset and keypad should then be muted as required by the Bellcore specification and the
  CMX612 switched to FSK Receive mode to be ready to receive the FSK data, doing this will also clear
  the IRQ output.
- 3. The CMX612's DET output should be monitored for a period of 50ms after changing to FSK Receive mode, before sending the ACK signal, and the transaction abandoned if the DET output goes high during this time, which would be the case if a false CAS detect had been caused by far end speech.




Figure 16: Flow Chart for Off-hook operation of CMX612

#### 5.3 VMWI Operation

VMWI is an indicator for a group of services that is offered by telephone companies to their customers. For example, it allows voice messages to be stored for later retrieval by the subscribing customer (Voice-Mail Notification). Messages may be entered into a mailbox by any of the following methods:

- 1. A call placed to the customer's line is unanswered after a certain number of rings and is then forwarded to the voice-mail system (forward on do not answer).
- 2. A call placed to the customer's line receives a busy signal and is then forwarded to the voice-mail system (forward on busy).
- 3. A message is forwarded to the customer's voice-mail box by a party directly through the voice-mail system, without the customer's line ever being called.

In each case, the presence of messages waiting in the customer's voice-mail box is indicated to the customer by generation of a VMWI signal. In Bellcore systems, the identification of a VMWI signal can be performed by detecting either a Stuttered Dial Tone (off-hook) or an FSK signal (on-hook).

#### **5.3.1 SDT Mode**

When there is a message waiting in a customer's voice-mail box, the telephone company's Central Office (CO) switch may apply a special dial tone to the customer's line when it is taken off-hook. The special dial tone is called Stuttered Dial Tone and is generally characterized as follows:

- 1. Steady dial tone frequencies (350Hz + 440Hz).
- 2. Steady dial tone amplitude up to -12dBV per tone applied from the Central Office (CO) switch to the line.
- 3. A cadenced signal of 100ms on, 100ms off, repeated between 3 and 10 times and then steady dial tone.

According to the US-FCC Alameda order, the Customer Premises Equipment (CPE) will make a Stuttered Dial Tone check either:

- 1. When the subscriber takes the phone off-hook to make a call or
- 2. within 4 minutes of an unanswered call or
- 3. within 30 seconds of a completed call.

The telephone is taken off-hook to make a Stuttered Dial Tone check. The CPE then puts the CMX612 from 'Zero-Power' mode into Dial Tone Detect mode. If both dial tones are detected, then the DET output will be set high and the  $\overline{IRQ}$  output will be set low.

The DET output may then be polled every 40 - 80ms to check if it has been cleared. The DET output will only be cleared if one or both tones are removed. If this occurs within 100ms, a counter may be incremented in the CPE (external to the CMX612) and the  $\overline{IRQ}$  output should then be cleared. This may be done by taking the CMX612 out of Dial Tone Detect mode into 'Zero-Power' mode and back into Dial Tone Detect mode.

On receiving another interrupt, the polling routine described above should be repeated. If the counter reaches an appropriate value (e.g. 10) within an appropriate time (e.g. 2.3 seconds) then Stuttered Dial Tone has been detected and a visual message indicator will then be lit by the CPE.

Other algorithms to detect Stuttered Dial Tone (e.g. continuous polling of the DET output once an interrupt has been received) are also possible.

#### 5.3.2 CLASS (FSK) Mode

When there is a message waiting in a customer's voice-mail box, the telephone company's Central Office (CO) switch may send on-hook FSK data to the customer's line. This can be received by the CMX612 and used to indicate waiting voice-mail (Voice-Mail Notification) and other CLASS services, by using the FSK Receive mode.




Figure 17: Flow Chart for VMWI-SDT operation of CMX612

## 6 Performance Specification

#### **6.1 Electrical Performance**

#### 6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )	-0.3	7.0	V
Voltage on any pin to V <sub>SS</sub>	-0.3	$V_{DD} + 0.3$	V
Current into or out of V <sub>DD</sub> and V <sub>SS</sub> pins	-30	30	mA
Current into or out of any other pin	-20	20	mA
E3 Package			
Total Allowable Power Dissipation at T <sub>AMB</sub> = 25°C		300	mW
Derating above 25°C		5	mW/°C above 25°
Storage Temperature	-55	125	°C
Operating Temperature	-40	85	°C
P6 Package			
Total Allowable Power Dissipation at T <sub>AMB</sub> = 25°C		800	mW
Derating above 25°C		13	mW/°C above 25°
Storage Temperature	-55	125	°C
Operating Temperature	-40	85	°C

#### 6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )		2.7	5.5	V
Operating Temperature	2	-40	85	°C
Xtal Frequency	1	3.575965	3.583125	MHz

#### Notes:

- 1. An Xtal frequency of 3.579545MHz ±0.1% is required for correct Tone Alert and FSK detection.
- 2. Operating temperature range -10°C to +60°C at  $V_{DD}$  < 3.0V.

#### **6.1.3 Operating Characteristics**

#### Details in this section represent design target values and are not currently guaranteed.

For the following conditions unless otherwise specified:

 $V_{DD}$  = 2.7V at  $T_{AMB}$  = -10°C to +60°C and  $V_{DD}$  = 3.0V to 5.5V at  $T_{AMB}$  = -40°C to +85°C, Xtal Frequency = 3.579545MHz  $\pm$  0.1%, 0dBV corresponds to 1.0V  $_{RMS}$ .

	Notes	Min.	Тур.	Max.	Units
DC Parameters					
I <sub>DD</sub> (in 'Zero-Power' mode) at V <sub>DD</sub> = 5.0V	1, 2		0.02	TBD	μA
I <sub>DD</sub> (not in 'Zero-Power' mode) at V <sub>DD</sub> = 3.0V	1		0.5	TBD	mA
I <sub>DD</sub> (not in 'Zero-Power' mode) at V <sub>DD</sub> = 5.0V	1		1.0	TBD	mA
Logic '1' input level (RXCLK and XTAL inputs)		70%			$V_{DD}$
Logic '0' input level (RXCLK and XTAL inputs)				30%	V <sub>DD</sub>
Logic input leakage current (V <sub>IN</sub> = 0 to V <sub>DD</sub> ) excluding XTAL input		-1.0		+1.0	μA
Output logic '1' level (l <sub>OH</sub> = 360µA)		V <sub>DD</sub> -0.4V			V
Output logic '0' level (l <sub>OL</sub> = 360μA)				0.4	V
IRQ output 'off' state current (V <sub>OUT</sub> = V <sub>DD</sub> )				1.0	μΑ
Schmitt Trigger input thresholds, see Figure 18					
High going (Vt <sub>HI</sub> )		0.56 V <sub>DD</sub>		0.56 V <sub>DD</sub> +0.6V	V
Low going (Vt <sub>LO</sub> )		0.44 V <sub>DD</sub> -0.6V		0.44 V <sub>DD</sub>	V
Tone Alert Detector					
'Low' tone nominal frequency			2130		Hz
'High' tone nominal frequency			2750		Hz
Start of Tone Alert signal to DET high time (Figure 9 t <sub>TON</sub> )			55.0		ms
End of Tone Alert signal to DET and IRQ low time (Figure 9 t <sub>TOFF</sub> )		0.5		10.0	ms
DET high time to ensure $\overline{\text{IRQ}}$ goes low (Figure 9 t <sub>QCAS</sub> )		8.0		45.0	ms
To ensure detection:	3				
'Low' tone frequency tolerance				±0.5	%
'High' tone frequency tolerance				±0.5	%
Level (total)	4	-40.0		-2.2	dBV
2750Hz tone level with respect to 2130Hz tone level		-6.0		+6.0	dB
Signal to Noise ratio	5	20.0			dB
Dual tone burst duration for DET output		75.0			ms
Dual tone burst duration to ensure					
IRQ goes low		75.0		85.0	ms
To ensure non-detection:	6				
'Low' tone frequency tolerance		±75.0			Hz
'High' tone frequency tolerance		±95.0			Hz
Level (total)	4			-46.0	dBV
Dual tone burst duration				45.0	ms

	Notes	Min.	Тур.	Max.	Units
FSK Receiver					
Transmission rate		1188	1200	1212	Baud
V23 Mark (logical 1) frequency		1280	1300	1320	Hz
V23 Space (logical 0) frequency		2068	2100	2132	Hz
Bell202 Mark (logical 1) frequency		1188	1200	1212	Hz
Bell202 Space (logical 0) frequency		2178	2200	2222	Hz
Valid input level range	4	-40.0		-8.0	dBV
Acceptable twist (mark level with respect to space level)					
V23		-6.0		+6.0	dB
Bell202		-10.0		+10.0	dB
Acceptable Signal to Noise ratio					
V23	5	20.0			dB
Bell202	5	30.0			dB
Level Detector 'on' threshold level	4			-40.0	dBV
Level Detector 'off' to 'on' time (Figure 6 t <sub>EON</sub> )				25.0	ms
Level Detector 'on' to 'off' time (Figure 6 t <sub>EOFF</sub> )		8.0			ms
Input Signal Amplifier					
Input impedance	7	10.0			МΩ
Voltage gain			500		V/V
XTAL Input					
'High' pulse width	8	100			ns
'Low' pulse width	8	100			ns
Dial Tone Detector					
'Low' tone nominal frequency			350		Hz
'High' tone nominal frequency			440		Hz
Start of Dial Tone signal to DET high time (Figure 10 t <sub>DON</sub> )			60.0		ms
End of Dial Tone signal to DET and IRQ low time (Figure 10 t <sub>DOFF</sub> )		3.0		30.0	ms
DET high time (100ms tone duration)		1.3	40.0	60.0	ms
To ensure detection:	3				
'Low' tone frequency tolerance				±7.0	Hz
'High' tone frequency tolerance				±7.0	Hz
Level (per tone)	4	-31.2		-12.2	dBV
350Hz tone level with respect to 440Hz tone level		-6.0		+6.0	dB
Signal to Noise ratio	5	20.0			dB
Dual tone burst duration for DET output	9	80.0			ms
Dual tone burst duration to ensure					
IRQ goes low	9	80.0			ms
To ensure non-detection:	6				
'Low' tone frequency tolerance		-45.0		+30.0	Hz
'High' tone frequency tolerance		-30.0		+40.0	Hz
Level (total)	4	20.0		-36.0	dBV
Dual tone burst duration				30.0	ms

#### Notes:

- 1. At 25°C, not including any current drawn from the CMX612 pins by external circuitry other than X1, C1 and C2.
- 2. RD, RXCLK, MODE 2 inputs at V<sub>SS</sub>, MODE 1 input at V<sub>DD</sub>. See also Figure 19.
- 3. All conditions must be met to ensure detection.
- 4. For  $V_{DD} = 3.3V$  with equal level tones and with the input signal amplifier external components as Section 3. The internal threshold levels are proportional to  $V_{DD}$ . To cater for other supply voltages or different signal level ranges the voltage gain of the input signal amplifier should be adjusted by selecting the appropriate external components as described in Section 4.
- 5. Flat noise in 300 3400Hz band for V23, 200 3200Hz for Bell202.
- 6. Meeting any of these conditions will ensure non-detection.
- 7. Open loop, small signal low frequency measurements.
- 8. Timing for an external input to the CLOCK/XTAL pin.
- 9. Tone duration between 80ms and 90ms will normally give 100% detection.
- 10. However, under certain conditions (e.g. exact 4:5 ratio between tone frequencies and adverse twist conditions) up to 0.3% of tones may not be detected. Above 90ms, detection is 100%.




Figure 18: Schmitt Trigger typical input voltage thresholds vs. V<sub>DD</sub>




Figure 19: Typical 'Zero Power'  $I_{DD}$  vs. Temperature ( $V_{DD} = 5.0V$ )

#### 6.2 Packaging




Figure 20: 20-pin TSSOP (E3) Mechanical Outline: Order as part no. CMX612E3




Figure 21: 22-pin PDIP (P6) Mechanical Outline: Order as part no. CMX612P6