

## MX·COM, INC. MiXed Signal ICs

# MX663 Call Progress Decoder

## PRELIMINARY INFORMATION

## Features

 Worldwide Call Progress Tone Decoding: Single and Dual Tones Fax and Modem Answer/Originate Tones SIT (Special Information Tones) Fast 'US Busy' Tone Detector

DATA BULLETIN

- Applications
- Call Progress Monitoring
   Automatic Call Placement
- Machine Dialing
- Fax Tone Detection for Line Switching
- Adjustable Detection Threshold
- Voice Detector
- Low Power 3.3V/5.0V Operation



The MX663 decodes the standard audible tone signals provided by telecom systems worldwide to indicate Dial, Ringing, Busy, Unobtainable and other stages of a call attempt. It provides the key features needed for intelligent, full-function, call progress monitoring by applications involving machine dialing or automatic call placement. The MX663 also incorporates the following features:

- Single and dual tone decoding for better cross-system Call Progress monitoring.
- "US Busy" tone detector, saving time needed for "cadence verification" under Busy and Unobtainable conditions. This incorporates a separate 620Hz detector for improved response.
- A detector to indicate speech and non-call progress signals; this reduces voice falsing of call progress tones and adds Voice-Answer detection as a "connected" prompt.
- A fax and modem tone decoder.
- A separate, adjustable threshold, signal-level detector which reduces noise falsing.

The MX663 uses digital signal processing techniques to provide these advantages. It is a low cost, low power product with superior performance. The MX663 may be used with a 3.0 to 5.5 volt supply and is available in the following packages: 16-pin SOIC (MX663DW) or 16-pin PDIP (MX663P).

## CONTENTS

#### Section 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.3.7 5. Application ......9 General......9 5.1 5.2 5.3 6. Performance Specification......11 6.1 Absolute Maximum Ratings......11 611 6.1.2 6.1.3 6.2 Packaging......16 6.3

MX COM, Inc. reserves the right to change specifications at any time and without notice.

## Page

## 1. Block Diagram



Figure 1: Block Diagram

## 2. Signal List

Pin No.	Signal	Туре	Description
1	XTAL	output	Inverted output of the on-chip oscillator.
2	XTAL/CLOCK	input	Input to the on-chip oscillator, for external Xtal circuit or clock.
3 4 5 6	D3 D2 D1 D0	output	D3, D2, D1 and D0 is a 4-bit parallel data word output to the $\mu$ C. The transmission of data is under the control of the $\overline{CS}$ input. These 3-state outputs are held at high impedance when $\overline{CS}$ is at "1". See Figure 8 If $\overline{CS}$ is permanently at "0", D3, D2, D1 and D0 are permanently active.
			See Figure 4 and Figure 7.
7	ĊS	input	The chip select pin activates the Data Bus "D0: 3" when held low. A $\mu$ C can provide this input to allow the MX663 to reside on a shared Data Bus. Data transfer sequences are initiated, completed or aborted by the $\overline{CS}$ signal. See Figure 8
8	ĪRQ	output	This output indicates an interrupt condition to the $\mu$ C by going to a logic "0". This is a "wire-ORable" output, enabling the connection of up to 8 peripherals to 1 interrupt port on the $\mu$ C. This pin has a low impedance pulldown to logic "0" when active and a high-impedance when inactive. An external pullup resistor is required.
			See Figure 4 and Figure 7.
9	ENABLE	input	A low level input selects the powersave mode, all circuits are reset and disabled. D0 - D3 outputs become high impedance. A high level input enables all circuits.
10	V <sub>SS</sub>	Power	Negative supply (ground).
11	SIGIN	input	Signal input. The signal to this pin should be ac coupled. The dc bias of this pin is set internally.
12	V <sub>BIAS</sub>	output	Internally generated bias voltage, held at $V_{DD}/2$ when the device is not in powersave mode, it should be bypassed to $V_{SS}$ by a capacitor mounted close to the device pins. In powersave mode this pin is pulled towards $V_{SS}$ .
13	IN+	input	Non-inverting input to the on-chip amplifier.
14	IN-	input	Inverting input to the on-chip amplifier.
15	AMPOUT	output	Output of the on-chip amplifier, this is internally connected to the input of the Level Detector.
16	V <sub>DD</sub>	Power	The positive supply rail. Levels and voltages are dependent upon this supply. This pin should be bypassed to $V_{SS}$ by a capacitor.

Table 1: Signal List

## 3. External Components



Figure 2: Recommended External Components

R1	Note 3	100k $\Omega$	±10%	C4	Note 3	0.1µF	±20%
R2	Note 3	510k $\Omega$	±10%	C5	Note 3	100pF	±20%
R3		20k $\Omega$	±10%	C6		1.0µF	±20%
C1		33pF	±20%	C7		1µF	±20%
C2		33pF	±20%				
C3		0.1µF	±20%	X1	Note 1, 2	3.579545MHz	±100ppm

Table 2: Recommended External Components

#### Notes

- 1. A standard Color Burst Crystal Frequency is recommended.
- For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of V<sub>DD</sub>, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design assistance, consult your crystal manufacturer.
- 3. Reference section 4.3.5.

## 4. General Description

### 4.1 **Overall Function Description**

The MX663 consists of a Call Progress Tone Detector, a 620Hz Detector and a Level Detector.

The MX663 Call Progress Tone Detector uses different tone detection methods from those commonly found with other products.

Many traditional devices use a bandpass filter followed by an energy detector. The filter is usually designed to pass input signals with a frequency between about 300Hz and 700Hz, and the amplitudes of signals in this range are then checked against a level threshold. Any signal of acceptable level in this frequency band is classed as a Call Progress tone, including signals due to speech and noise. False outputs caused by speech are a common feature with these products, and background noise may lead to a stuck "detect" output.

The MX663, by contrast, uses a stochastic signal processing technique based on analysis in both the frequency and time domain, with signal amplitude forming a small part in the decision process. This analysis includes checks on whether the signal has a "profile" which matches international standards for Call Progress tones, or a profile more likely to match that of speech, noise or other non-call-progress signals. It also adds checks on whether tones which include frequencies corresponding with the "US Busy" signals, Special Information Tones and Fax/Modem Tones have been detected.

## 4.2 Glossary

**Call Progress Tones:** The single and dual frequency tones in the range 350Hz to 620Hz specified widely for call progress signaling.

**Call Progress Band:** The nominal range 340Hz to 700Hz within which the MX663 will detect Call Progress tones. The detection algorithm requires that the tones have the characteristics typical of Call Progress Tones.

**620Hz Detection:** The nominal range 590Hz to 650Hz. Single tones in this range, or dual tones having a material frequency component within this range (e.g. 480 + 620Hz) will be detected.

**Non Call Progress Signal:** A signal falling within the nominal range (a) 190Hz to 895Hz, but NOT within the Call Progress Band, or (b) within the nominal range 190Hz to 895Hz, but NOT meeting the DETECTION REQUIREMENTS when the signal falls in the Call Progress Band.

Subject to the duration and other characteristics of such signals, the MX663 will usually interpret these as a Non Call Progress Signal (e.g. speech or other signal activity).

Special Information Tone: The nominal frequencies 950Hz or 1400Hz or 1800Hz.

Fax/Modem Low Tone: The nominal frequency 1250Hz.

Fax/Modem High Tone: The nominal frequency 2150Hz.

**Minimum Input Signal:** The minimum signal level for the specified tone decoding performance. The lower level at which absence of an input signal will be registered is not specified. However, a separate signal level detector makes amplitude information available.

**No Signal:** A signal falling outside the nominal range 180Hz to 2280Hz or the absence of an input signal. Either will be detected as a No Signal condition.

**Nominal:** Subject to dynamic tolerances within the signal analysis process. Absolute values are not material or adverse to performance.

#### 4.3 Block Diagram Description (Reference Figure 1)

#### 4.3.1 SIGIN

The input signal is amplified by a self-biased inverting amplifier. The dc bias of this input is internally set at. Accordingly, the input signal should be capacitively coupled to SIGIN.

#### 4.3.2 Call Progress Detector: Signal Analyzer

The analyzer samples the call progress signal at 9.322kHz. An external Anti-Alias Filter can be configured using the on-chip opamp. The frequency range, quality and consistency of the input signal is analyzed by this functional block. To be classified as a call progress signal the input signal frequencies should lie between 340Hz and 700Hz, the signal to noise ratio must be 16dB or greater and the signal must be consistent over a period of at least 145ms. These decode criteria are continuously monitored and the assessment is updated every 7ms. See section 4.3.5.

Because the analyzer time samples the input signal (SIGIN), signals above the operating band (2300Hz) can alias, appear inband, and therefore be detected. Accordingly, applying signals above (2300Hz) should be avoided. Such signals may be inadvertently generated by other sources such as digital clocks, switching power supply, crosstalk, etc.

#### 4.3.3 620Hz Detector

The detector is designed to aid detection of "US Busy" tone. The bandwidth of the 620Hz Detector is 60Hz and the signal must be consistent over a period of at least 145ms for detection to occur. This assessment is updated every 55ms.

#### 4.3.4 Control and Output Logic

This block categorizes the nature of the signal into various decoded output states and controls the four outputs. See the Truth Table in section 4.3.7.

#### 4.3.5 Level Detector and OPAMP

The OPAMP is configured as an amplifier with external components R1, R2, C4 and C5. The level detector operates by measuring the level of the amplified input signal and comparing it with a preset threshold which is defined inside the MX663 as shown in the gain calculations below.

The detector output goes to the Control and Output Logic block. The data output is gated with the level detector's output. The data output is valid only if the level detector output is true. The level detector output can be forced true by connecting IN+ to  $V_{BIAS}$  and IN- to  $V_{SS}$  through a 100k $\Omega$  resistor. An interrupt is produced if the output data changes state.

#### **Gain Calculations:**

1. Set gain so an input signal level is amplified above the threshold level of 250mV<sub>P-P</sub>.

$$Gain > \frac{250mV_{P-P}}{V_{IN}}$$

where V<sub>IN</sub> is the input signal level at C4 in mV<sub>P-P.</sub>

In simplified form to assist with component value selection:

1. DC Gain = -R2/R1

2. C5 and R2 form a low-pass filter to attenuate out of band signals applied to SIGIN. The low pass filter's band edge is determined by the following: The recommended R2 and C5's component values are selected so than

f(-3dB) = 3120Hz.

$$f(-3dB) = \frac{1}{2 \cdot \pi \cdot R2 \cdot C5}$$

- 3. C4 is a DC blocking capacitor, large enough to avoid affecting the AC gain in the frequency band of interest.
- 4. The following formula defines the ac gain as a function of frequency, R1, R2 and C5 component values. AC gain, Av(f)

$$\left|\mathsf{Av}(\mathsf{f})\right| = \frac{\mathsf{R1}}{\mathsf{R2} \cdot \sqrt{1 + \left(2 \cdot \pi \cdot \mathsf{f} \cdot \mathsf{R2} \cdot \mathsf{C5}\right)^2}}$$

#### 4.3.6 Xtal/Clock Oscillator

If the on-chip Xtal oscillator is to be used, then external components X1, C1 and C2 are required. If an external clock source is to be used, then it should be connected to the XTAL/CLOCK input pin and the  $\overline{XTAL}$  pin should be left unconnected.

© 1999 MX-COM Inc. www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054 Doc. # 20480165.003 4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All trademarks and service marks are held by their respective companies.

#### 4.3.7 Decode Output Truth Table

D3	D2	D1	D0	Conditions
0	0	0	0	No Signal
0	0	0	1	Call Progress Dual Tones: Will detect 350+440, 400+450, 440+480 Hz tones
0	0	1	0	Non Call Progress Signal, e.g. Voice Activity
0	0	1	1	Call Progress Dual Tone including 620Hz Detection: Will detect 480+620 Hz tones
0	1	0	0	Special Information Tone: Will detect 950, 1400 and 1800 Hz tones
0	1	0	1	Call Progress Single Tone: Will detect 400, 425, 440 and 450 Hz tones
0	1	1	0	Will detect a single tone lying outside the Call Progress Band and within the Non Call Progress signal range
0	1	1	1	Call Progress Single Tone including 620Hz Detection: Will detect 600 and 620 Hz tones
1	0	0	0	Fax/modem High Tone: Will detect 2100 and 2200 Hz tones
1	0	0	1	Reserved for future use
1	0	1	0	Reserved for future use
1	0	1	1	Reserved for future use
1	1	0	0	Fax/modem Low Tone: Will detect 1200 and 1300 Hz tones
1	1	0	1	Reserved for future use
1	1	1	0	Reserved for future use
1	1	1	1	Reserved for future use

 Table 3: Decode Truth Table

## 5. Application

## 5.1 General

Apply a reset after power-up by taking the ENABLE pin low. This places the device in a powersave mode and resets the internal circuits. It also places the data word output (D0-D3) in a high impedance state, regardless of the level on the  $\overline{CS}$  pin.

From this mode the device can be returned to normal operation without any additional settling time, when using the component values recommended in Figure 2. The tone response times remain the same and are given in section 6.1.

An interrupt is produced when the decode state is changed. This interrupt is reset by  $\overline{CS}$  going to logic "0". When  $\overline{CS}$  is permanently at "0", the interrupt condition is a 5 µs logic "0" pulse on the  $\overline{IRQ}$  pin. When  $\overline{CS}$  is set to logic "1", the data word output (D0-D3) goes into a high impedance state.

Signal Category	Sub-Category	Output Code D <sub>3:0</sub>
No Signal		0000
Voice and Non-Call Progress Signal	Not Single Tone Single Tone outside of CP band	0 X 1 0 0 0 1 0 0 1 1 0
Call Progress Signal	Dual Tone without 620Hz Dual Tone with 620Hz Single Tone not 620Hz Single Tone 620Hz	0 X X 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1
Special Information Tone (SIT Tone)	N/A	0100
FAX/MODEM	Low High	1 1 0 0 1 0 0 0
Unused Codes	Reserved for future use	1001,1010,1011,1101,1110,1111

## 5.2 Signal Category Reference

Table 4: Signal Category

#### 5.3 Typical Response





## 6. Performance Specification

## 6.1 Electrical Performance

#### 6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

General	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )	-0.3	7.0	V
Voltage on any pin to V <sub>SS</sub>	-0.3	V <sub>DD</sub> + 0.3	V
Current			
V <sub>DD</sub>	-30	30	mA
V <sub>SS</sub>	-30	30	mA
Any other pin	-20	20	mA
P / DW Packages			
Total Allowable Power Dissipation at T <sub>AMB</sub> = 25°C		800	mW
Derating above 25°C		13	mW/°C above 25°C
Storage Temperature	-55	125	O°
Operating Temperature	-40	85	°C

#### 6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply (V <sub>DD</sub> - V <sub>SS</sub> )		3.0	5.5	V
Operating Temperature		-40	85	°C
Xtal Frequency		3.57	3.59	MHz

12

#### 6.1.3 **Operating Characteristics**

For the following conditions unless otherwise specified:

Xtal Frequency = 3.579545MHz (Color Burst Crystal)

 $V_{DD}$  = 3.3V to 5.0V,  $T_{AMB}$  = 25°C. 0dB = 775 mV<sub>RMS</sub>, S/N = 20dB, Noise Bandwidth = 5kHz Band Limited Gaussian

		Notes	Min.	Тур.	Max.	Units
DC Parameters						
I <sub>DD</sub>						
all powersaved		1, 2		30		μA
V <sub>DD</sub> = 3.3V		1		0.5	1	mA
V <sub>DD</sub> = 5.0V		1		1.0	2	mA
Logic Interface						
Input Logic '1'			70%			V <sub>DD</sub>
Input Logic '0'					30%	V <sub>DD</sub>
Input Leakage Current	Logic '1' or '0'		-1.0		1.0	μA
Input Capacitance					7.5	pF
Output Logic '1'	Ι <sub>ΟΗ</sub> = 120μΑ		90%			V <sub>DD</sub>
Output Logic '0'	Ι <sub>ΟL</sub> = 360μΑ				10%	V <sub>DD</sub>
'Off' State Leakage Current		3			10.0	μA
AC Parameters						
SIGIN Pin						
Input Impedance		4		0.35		MΩ
Minimum Input Signal Level				-40.0		dB
Input Signal Dynamic Range			40.0			dB
Level Detector						
Signal Level Detection Threshold	measured at AMPOUT pin	5		-19.0		dB
OPAMP						
Input Impedance		6	10.0			MΩ
Voltage gain				500		V/V
Xtal/Clock Input						
Pulse Width	'High' or 'Low'	7	40.0			ns
Input Impedance	at 100Hz		10.0			MΩ
Gain	input = 1 mV <sub>RMS</sub> at 1kHz		20.0			dB

#### Notes:

- 1. Not including any current drawn from the device pins by external circuitry.
- 2. Enable input at  $V_{SS}$ ,  $\overline{CS}$  input at  $V_{DD}$ .
- 3. IRQ pin, D0 to D3 pins.
- 4. Small signal impedance over the frequency range 100Hz to 2300Hz and at 5.0V.
- Input signal level is multiplied by the voltage gain (-R2/R1). The overall signal at AMPOUT should be 5. larger than 250mV<sub>P-P</sub>, for  $V_{DD} = 5.0V$ . This threshold is proportional to  $V_{DD}$ .
- 6. Open loop, small signal low frequency measurements.
- 7. Timing for an external input to the XTAL/CLOCK pin.

#### 6.2 Timing

For the following conditions unless otherwise specified: Xtal Frequency = 3.579545MHz, V<sub>DD</sub> = 3.3V to 5.0V, T<sub>AMB</sub> =  $25^{\circ}$ C.

	Parameter	Notes	Min.	Тур.	Max.	Units
t <sub>RP</sub>	Call Progress Tone Response Time	1			145	ms
t <sub>DRP</sub>	Call Progress Tone De-response Time	1			145	ms
t <sub>NRP</sub>	Non Call Progress Signal Response Time		145			ms
t <sub>NDRP</sub>	Non Call Progress Signal De-response Time			80		ms
tı	Burst Length Ignored	1			70	ms
t∟	Burst Length Detected	1	145			ms
t <sub>GI</sub>	Call Progress Tone Gap Length Ignored	1, 2, 3,			20	ms
t <sub>GD</sub>	Call Progress Tone Gap Length Detected	1, 2	40			ms
t <sub>NG</sub>	Non Call Progress Signal Gap Length Ignored	4		80		ms
t <sub>DI</sub>	Data available to Interrupt pulse				430	μs
t <sub>DE</sub>	" CS -Low " to Data Valid				0.2	μs
t <sub>HIZ</sub>	" CS -High" to Output Tri-state				1.0	μs
t <sub>IR</sub>	Interrupt Reset Time				0.2	μs
t <sub>IP</sub>	Interrupt Low Pulse		4.0	5.0	6.0	μs

#### Notes:

- 1. Timing also applies to Special Information Tones and Fax/modem Tones.
- 2. Only applies to burst of the same frequency.
- 3. For Special Information Tones and Fax/Modem tones,  $t_{GI}$  is 15ms maximum.
- 4. If the gap > 90ms, a NO Signal state will be detected.



#### Note

1. D2 is '1' only when the Call Progress signal, or a Non Call Progress signal, is a single frequency tone. **Figure 4: Timing Diagram: Call Progress Tone(s)** 

14



Note:

1. D2 is '1' only when the Call Progress signal, or a Non Call Progress signal, is a single frequency tone. Figure 5: Timing Diagram: Non Call Progress Signal



Figure 6: Timing Diagram: Special Information Tones

**Call Progress Decoder** 



Figure 7: Timing Diagram: Fax/Modem Tones



Figure 8: Bus Timing

#### 6.3 Packaging



Figure 9: 16-pin SOIC Mechanical Outline: Order as part no. MX663DW



Figure 10: 16-pin PDIP Mechanical Outline: Order as part no. MX663P