

# MOS INTEGRATED CIRCUIT $\mu$ PD16676

# 1/16, 1/32 DUTY LCD CONTROLLER/DRIVER

#### DESCRIPTION

 $\mu$ PD16676 is a controller/driver containing RAMs capable of full-dot LCD displays. One of these IC chips can drive the full-dot LCD up to 61-by-16 dots.

These ICs are the most suitable for Kanji character or Chinese character pagers, as well as graphic pagers, displaying 16-by-16 dots per character.

#### **FEATURES**

- LCD driver with built-in display RAM
- Dot display RAM: 2560 bits
- Output: 61 segments & 16 commons
- 8-bit parallel interface
- Oscillation circuit incorporated


#### **\*** ORDERING INFORMATION

Part Number	Package
μPD16676P	Chips
$\mu$ PD16676W	Wafer
μPD16676GF-3BA	100-PIN PLASTIC QFP (14 x 20 mm)

**Remark** Purchasing the above products in terms of chips per wafer requires an exchange of other documents as well, including a memorandum of the product quality. Therefore, those who are interested in this regard are advised to contact an NEC salesperson for further details.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

#### 1. BLOCK DIAGRAM



Remark /xxx indicates active low signals.

2. PIN CONFIGURATION (Pad Layout)



# 3. PIN CONNECTION

Pin No.	Pin Symbol	I/O	Pin No.	Pin Symbol	I/O
1	COM <sub>5</sub>	Output	51	SEG <sub>21</sub>	Output
2		Output	52	SEG <sub>20</sub>	Output
3	COM7	Output	53	SEG19	Output
4	COM <sub>8</sub>	Output	54	SEG <sub>18</sub>	Output
5	COM9	Output	55	SEG17	Output
6	COM <sub>10</sub>	Output	56	SEG <sub>16</sub>	Output
7	COM11	Output	57	SEG <sub>15</sub>	Output
8	COM <sub>12</sub>	Output	58	SEG <sub>14</sub>	Output
9	COM <sub>13</sub>	Output	59	SEG <sub>13</sub>	Output
10	COM <sub>14</sub>	Output	60	SEG <sub>12</sub>	Output
11	COM <sub>15</sub>	Output	61	SEG11	Output
12	SEG <sub>60</sub>	Output	62	SEG <sub>10</sub>	Output
13	SEG <sub>59</sub>	Output	63	SEG₀	Output
14	SEG <sub>58</sub>	Output	64	SEGଃ	Output
15	SEG57	Output	65	SEG7	Output
16	SEG <sub>56</sub>	Output	66	SEG <sub>6</sub>	Output
17	SEG55	Output	67	SEG₅	Output
18	SEG54	Output	68	SEG4	Output
19	SEG53	Output	69	SEG3	Output
20	SEG52	Output	70	SEG <sub>2</sub>	Output
21	SEG51	Output	71	SEG1	Output
22	SEG <sub>50</sub>	Output	72	SEG <sub>0</sub>	Output
23	SEG49	Output	72	A0	Input
23	SEG <sub>48</sub>	Output	73	OSC1	Input
24	SEG47	Output	74	OSC2	Output
26	SEG46	Output	76	E(/RD)	Input
20	SEG45	Output	70	R,/W(/WR)	Input
28	SEG44	Output	78	Vss	input
20	SEG43	Output	70	DBo	Input/Output
30	SEG43 SEG42		80	DB <sub>0</sub>	
30	SEG42 SEG41	Output	81	DB1 DB2	Input/Output Input/Output
	SEG40	Output	82		
32		Output	1	DB <sub>3</sub> DB <sub>4</sub>	Input/Output
33 34	SEG <sub>39</sub>	Output	83	DB4 DB5	Input/Output Input/Output
	SEG <sub>38</sub>	Output	84		· · ·
35	SEG37	Output	85	DB <sub>6</sub>	Input/Output
36	SEG <sub>36</sub>	Output	86	DB7	Input/Output
37	SEG35	Output	87		
38	SEG <sub>34</sub>	Output	88	/RESET	Input
39	SEG33	Output	89	FR	Input/Output
40	SEG32	Output	90	VLC5	
41	SEG31	Output	91	VLC3	
42	SEG <sub>30</sub>	Output	92	VLC2	—
43	SEG <sub>29</sub>	Output	93	M,/S	Input
44	SEG <sub>28</sub>	Output	94	VLC4	-
45	SEG <sub>27</sub>	Output	95	VLC1	_
46	SEG <sub>26</sub>	Output	96		Output
47	SEG <sub>25</sub>	Output	97	COM <sub>1</sub>	Output
48	SEG <sub>24</sub>	Output	98	COM <sub>2</sub>	Output
49	SEG <sub>23</sub>	Output	99	COM3	Output
50	SEG <sub>22</sub>	Output	100	COM <sub>4</sub>	Output

# NEC

# 4. PIN COORDINATES

Chip Size	:	4.04 x 5.53 mm <sup>2</sup>
Pad Size Al Area	:	120 x 120 μm²
Pad Size Open Area	:	108 x 108 μm²

Pin No.	Χ (μm)	Υ (μm)	Pin No.	Χ (μm)	Υ (μm)	Pin No.	X (μm)	Υ ( <i>μ</i> m)
1	1771	-2230	36	668.8	2517.2	71	-1771	-757.2
2	1771	-2076	37	518.8	2517.2	72	-1771	-907.2
3	1771	-1922	38	368.8	2517.2	73	-1767.8	-1149.4
4	1771	-1768	39	218.8	2517.2	74	-1767.8	-1299.4
5	1771	-1614	40	68.8	2517.2	75	-1767.8	-1489.4
6	1771	-1460	41	-81.2	2517.2	76	-1767.8	-1639.4
7	1771	-1306	42	-231.2	2517.2	77	-1767.8	-1839.4
8	1771	-1152	43	-381.2	2517.2	78	-1767.8	-1989.4
9	1771	-998	44	-531.2	2517.2	79	-1767.8	-2139.4
10	1771	-844	45	-681.2	2517.2	80	-1767.8	-2289.4
11	1771	-690	46	-831.2	2517.2	81	-1745	-2513.4
12	1771	-536	47	-981.2	2517.2	82	-1595	-2513.4
13	1771	-382	48	-1131.2	2517.2	83	-1395	-2513.4
14	1771	-228	49	-1281.2	2517.2	84	-1245	-2513.4
15	1771	-74	50	-1431.2	2517.2	85	-1045	-2513.4
16	1771	80	51	-1771	2242.8	86	-895	-2513.4
17	1771	234	52	-1771	2092.8	87	-682.6	-2513.4
18	1771	388	53	-1771	1942.8	88	-532.2	-2513.4
19	1771	542	54	-1771	1792.8	89	-382.2	-2513.4
20	1771	696	55	-1771	1642.8	90	-106.6	-2513.4
21	1771	850	56	-1771	1492.8	91	69.8	-2513.4
22	1771	1004	57	-1771	1342.8	92	219.8	-2513.4
23	1771	1158	58	-1771	1192.8	93	369.8	-2513.4
24	1771	1312	59	-1771	1042.8	94	569.8	-2513.4
25	1771	1466	60	-1771	892.8	95	719.8	-2513.4
26	1771	1620	61	-1771	742.8	96	952.4	-2513.4
27	1771	1774	62	-1771	592.8	97	1102.4	-2513.4
28	1771	1928	63	-1771	442.8	98	1252.4	-2513.4
29	1771	2082	64	-1771	292.8	99	1402.4	-2513.4
30	1771	2236	65	-1771	142.8	100	1552.4	-2513.4
31	1418.8	2517.2	66	-1771	-7.2			
32	1268.8	2517.2	67	-1771	-157.2			
33	1118.8	2517.2	68	-1771	-307.2			
34	968.8	2517.2	69	-1771	-457.2			
35	818.8	2517.2	70	-1771	-607.2			

# 5. PIN DESCRIPTIONS

#### 5.1 Power System

Pin Symbol	Pin Name	Pin No.	I/O	Function Description
Vdd	Power supply pin	87	_	Power supply
Vss	Ground	78	_	Ground
VLC1 to VLC5	Reference power supply for	90,91,92,	_	Reference power supply for LCD driving
	drivers	94,95		

# 5.2 Logic system

Pin Symbol	Pin Name	Pin No.	I/O	Function Description
M,/S	Master/Slave selection	93	Input	Switches between the master chip and the slave chip.
FR	LCD to AC signal	89	Input/ Output	Exchanges synchronizing signals (LCD-to-AC signals) in connecting cascades.
				This pin is for output if the chip is the master, and for input if the chip is the slave.
DB <sub>0</sub> to DB <sub>7</sub>	Data Bus	79 to 86	Input/ Output	Data inputs/outputs
A0	Data/Instruction Switching	73	Input	This pin is used for switching between the display data and the instruction. High level : Display data Low level : Instruction
/RESET	Reset and 68/80-series switching	88	Input	This pin performs reset at the edge of the low-level pulse. At that level, it performs switching 68/80 series modes. High level : 68 series MPU interface Low level : 80 series MPU interface
E(/RD)	Enable and read enable	76	Input	68 series mode : Enable signal 80 series mode : Read enable signal
R,/W(/WR)	Read/Write and Write enable	77	Input	68 series mode : Read/Write signal 80 series mode : Write enable signal
OSC1	Oscillation pin	74	Input	Oscillation (connected with a register between OSC <sub>2</sub> )
OSC <sub>2</sub>	Oscillation pin	75	Output	Oscillation (connected with a register between OSC1)

#### 5.3 Driver System

Pin Symbol	Pin Name	Pin No.	I/O	Description
SEG <sub>0</sub> to	Segment	72 to 12	Output	Segment output pins
SEG <sub>60</sub>				
COM₀ to	Common	96 to 100,	Output	Common output pins
COM <sub>15</sub>		1 to 11		If the chip is a slave, these pins correspond to
				COM <sub>16</sub> to COM <sub>31</sub> .

# 6. COMMANDS


NEC

	Command	/RD	/WR	A0	DB7	DB6	DB₅	DB4	DB₃	DB <sub>2</sub>	DB1	DB₀	Fun	ction	
1	Display ON/OFF	1	0	0	1	0	1	0	1	1	1	0/1	ON/OFF of the v performed indep display RAM's c state. 1: ON, 0: OFF ( static drive ON)	endent of the lata or internal Power save at	
2	Display start line	1	0	0	1	1	0	[	Display (	v start a 0 to 31		S	Determines the RAM line displayed on the uppermost lin (COM <sub>0</sub> ) of the display.		
3	Page address set	1	0	0	1	0	1	1	1	0		ges o 3)	Sets display RA page address re	M pages in the	
4	Column(segment) address set	1	0	0	0				n addi 0 to 79				Sets display RA address in the c register.	M's column	
5	Status read	0	1	0	B U S Y	A D C	0 N / 0 F F	R E S E T	0	0	0	0	Reads status BUSY 1: During interna 0: READY statu ADC 1: Clockwise ou rotation) 0: Counterclock (Reverse) ON/OFF 1: Display OFF, RESET 1: Being reset, 0	s tput(Normal wise output 0: Display ON	
6	Display data write	1	0	1				Write	Data				Displays the data bus data and writes it onto the display RAM.	Accesses the display RAM of a pre-specified address. After access, the	
7	Display data read	0	1	1				Read	l data				Reads the data in the display RAM onto the data bus.	column address is incremented.	
8	ADC select	1	0	0	1	0	1	0	0	0	0	0/1	This command i reverse the corr relationship betw RAM's column a segment driver o 0: Clockwise ou rotation) 1: Counterclock (Reverse)	espondence veen display addresses and outputs. tput (Normal	
9	Static drive ON/OFF	1	0	0	1	0	1	0	0	1	0	0/1	Selects between display operatio all-lamp-driven o 1: Static drive (F 0: Normal displa	n and the static display. Power save) <sup>Note</sup>	
10	Duty select	1	0	0	1	0	1	0	1	0	0	0/1	Selects betweer liquid-crystal cel 1: 1/32 duty 0: 1/16 duty	n two different	
11	Read modify write	1	0	0	1	1	1	0	0	0	0	0	Increments the counter only wh display data; bu reading it.	en writing the t not when	
12 13	END Reset	1	0	0	1	1	1	0	1 0	1 0	1	0	Cancels read m Sets the display register to the fi Sets the column counter and the register to 0.	rst line. address	

**Note** If the static drive is turned ON in the display OFF state, the machine is placed in the power save state.

Data Sheet S10561EJ5V0DS00

# 7. DISPLAY RAM MAP




#### \* 8. Line Address Circuit

NEC

As is shown in Figure 8-1, the line address circuit specifies the line address that corresponds to a COM output for displaying the contents of display data RAM. The display start line address set command specifies line address of to the COM<sub>0</sub> output.

The screen can be scrolled by dynamically changing the line address via the display start line address set command.





**Remark** COM<sub>16</sub> to COM<sub>31</sub> are valid in only 1/32 duty.

#### \* 9. ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings (T<sub>A</sub> = 25 °C, Vss = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub> -0.3 to +6.5		V
Driver reference supply input voltage	er reference supply input voltage VLc1 to VLc4 VDD-13 to V		V
Driver reference supply input voltage	VLC5	V <sub>DD</sub> -13 to +0.3	V
Logic system input voltage	VIN1	–0.3 to V <sub>DD</sub> + 0.3	V
Logic system output voltage	Vout1	−0.3 to V <sub>DD</sub> + 0.3	V
Logic system input/output voltage	VI/01	–0.3 to V <sub>DD</sub> + 0.3	V
Driver system output voltage	Vout2	VLC5-0.3 to VDD + 0.3	V
Operating ambient temperature T <sub>A</sub>		-40 to +85	°C
Storage temperature T <sub>stg</sub>		-65 to +150	°C

Cautions 1. If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

2. Ensure that the phase relationship is  $V_{DD} \ge V_{LC1} \ge V_{LC2} \ge V_{LC3} \ge V_{LC4} \ge V_{LC5}$ .

#### Recommended Operating Range (Vss = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd	2.7		5.5	V
Reference supply voltage	VLC1 to VLC4	VDD-12		Vdd	V
Reference supply voltage	VLC5	VDD-12		0	V
Logic system input voltage	VIN1	0		Vdd	V

# Electrical Characteristics (Unless otherwise specified, TA = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
High-level input voltage	VIH1	A0, DB <sub>0</sub> to DB <sub>7</sub> , E, R,/W	0.8 Vdd			V
High-level input voltage	V <sub>IH2</sub>	FR, M,/S, /RESET	0.8 Vdd			V
Low-level input voltage	VIL1	A0, DB <sub>0</sub> to DB <sub>7</sub> , E, R,/W			0.2 Vdd	V
Low-level input voltage	VIL2	FR, M,/S, /RESET			0.2 Vdd	V
High-level input current	Ін	A0, E, R,/W, /RESET			1	μA
Low-level input current	lı∟	A0, E, R,/W, /RESET			-1	μA
High-level output voltage	Vон1	lou⊤ = −3 mA, DB₀ to DB7, VDD = 4.5 to 5.5 V	0.8 Vdd			V
High-level output voltage	Vон2	IOUT = −2 mA, FR, VDD = 4.5 to 5.5 V	0.8 Vdd			V
High-level output voltage	Vонз	$I_{OUT} = -120 \ \mu A, OSC_2,$ VDD = 4.5 to 5.5 V	0.8 Vdd			V
Low-level output voltage	Vol1	Iou⊤ = 3 mA, DB₀ to DB7, Vpd = 4.5 to 5.5 V			0.2 Vdd	V
Low-level output voltage	Vol2	Ιουτ = 2 mA, FR, Vpp = 4.5 to 5.5 V			0.2 Vdd	V
Low-level output voltage	Vol3	$I_{OUT} = 120 \ \mu A, OSC_2,$ VDD = 4.5 to 5.5 V			0.2 Vdd	V
High-level output voltage	Vон1	$I_{OUT} = -1.5 \text{ mA}, \text{ DB}_0 \text{ to } \text{DB}_7,$ $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	0.8 Vdd			V
High-level output voltage	Vон2	IOUT = -1 mA, FR, VDD = 2.7 to 4.5 V	0.8 Vdd			V
High-level output voltage	Vонз	Iouτ = -80 μA, OSC <sub>2</sub> , V <sub>DD</sub> = 2.7 to 4.5 V	0.8 Vdd			V
Low-level output voltage	Vol1	lou⊤ = 1.5 mA, DB₀ to DB₂, V <sub>DD</sub> = 2.7 to 4.5 V			0.2 Vdd	V
Low-level output voltage	Vol2	Ιουτ = 1 mA, FR, VDD = 2.7 to 4.5 V			0.2 Vdd	V
Low-level output voltage	Vol3	Ιουτ = 80 μΑ, OSC <sub>2</sub> , V <sub>DD</sub> = 2.7 to 4.5 V			0.2 Vdd	V
High-level leak current	Ігон	DBo to DB7, VIN/OUT = VDD			3	μA
Low-level leak current	Ilol	DB0 to DB7, VIN/OUT = Vss			-3	μA
Driver output ON resistor	Ron	$T_A = 25 \ ^\circ C$ , $V_{DD} = 5 \ V$ , $V_{LC5} = V_{SS}$			7.5	kΩ
Driver output ON resistor	Ron	$T_A = 25 \ ^\circ C$ , $V_{DD} = 3.5 \ V$ , $V_{LC5} = V_{SS}$			50	kΩ
Static current consumption	IDDO				1.0	μA
Dynamic current consumption	IDD1	External clock: 18 kHz			15.0	μA
		Self-oscillation: R = 1.3 M $\Omega$			30.0	μA
Dynamic current consumption	Іддз	During access: tcvc = 200 kHz			500	μA
Input capacitance	CIN	T <sub>A</sub> = 25 °C, f = 1 MHz			8.0	pF
Oscillator frequency	fosc	In self-oscillation, $V_{DD} = 5.0 \text{ V}$ , R = 1.3 M $\Omega \pm 2\%$	15	18	21	kHz
Oscillator frequency	fosc	In self-oscillation, VDD = 3.0 V, R = 1.3 M $\Omega$ ± 2%	11	16	21	kHz
Reset time	tR	/RESET↓→Internal reset release	1.0		1000	μs

**Remark** The TYP. value is a reference value when  $T_A = 25 \text{ °C}$ .

#### AC Characteristics 1 (Unless otherwise specified, $T_A = -40$ to +85 °C, $V_{DD} = 4.5$ to 5.5 V)

#### 80 Series MPU Read/Write Timing

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	tанв	AO	10			ns
Address setup time	t <sub>AW8</sub>		20			ns
System cycle time	tсус8	/WR, /RD	1000			ns
Control pulse width	tcc		200			ns
Data setup time	t <sub>DS8</sub>	DB <sub>0</sub> to DB <sub>7</sub>	80			ns
Data hold time	tdн8		10			ns
/RD access time	t <sub>ACC8</sub>	$DB_0$ to $DB_7$ , $C_L$ = 100 pF			90	ns
Output disable time	tона		10		60	ns

# 68 Series MPU Read/Write Timing

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
System cycle time		tсүс6	A0, R,/W	1000			ns
Address setup time		taw6		20			ns
Address hold time		tан6		10			ns
Data setup time		t <sub>DS6</sub>	DB <sub>0</sub> to DB <sub>7</sub>	80			ns
Data hold time		tdh6		10			ns
Output disable time		tон6	DB <sub>0</sub> to DB <sub>7</sub> , $C_L = 100 \text{ pF}$	10		60	ns
Access time		tACC6				90	ns
Enable pulse width	READ	tew	E	100			ns
	WRITE			80			ns

#### AC Characteristics 2 (Unless otherwise specified, $T_A = -40$ to +85 °C, $V_{DD} = 2.7$ to 4.5 V)

#### 80 Series MPU Read/Write Timing


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	tанв	A0	20			ns
Address setup time	taw8		40			ns
System cycle time	tсус8	/WR, /RD	2000			ns
Control pulse width	tcc		400			ns
Data setup time	t <sub>DS8</sub>	DB₀ to DB7	160			ns
Data hold time	t <sub>DH8</sub>		20			ns
/RD access time	tACC8	$DB_0$ to $DB_7$ , $C_{L}$ = 100 pF			180	ns
Output disable time	tонв		20		120	ns

# 68 Series MPU Read/Write Timing

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
System cycle time		tсус6	A0, R,/W	2000			ns
Address setup time		t <sub>AW6</sub>		40			ns
Address hold time		tан6		20			ns
Data setup time		t <sub>DS6</sub>	DB <sub>0</sub> to DB <sub>7</sub>	160			ns
Data hold time		tdh6		20			ns
Output disable time		tон6	$DB_0$ to $DB_7$ , $C_L = 100 \text{ pF}$	20		120	ns
Access time		t <sub>ACC6</sub>				180	ns
Enable pulse width	READ	tew	E	200			ns
	WRITE			160			ns


#### **Test Point of Switching Characteristics**

NEC




#### Waveforms of Switching Characteristics


#### 80 Series MPU Read/Write Timing



#### 68 Series MPU Read/Write Timing




# Reset




Data Sheet S10561EJ5V0DS00

# \* 10. Application Circuit Example



\* 11. PACKAGE DRAWING

# 100 PIN PLASTIC QFP (14x20)



#### NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	23.2±0.2
В	20.0±0.2
С	14.0±0.2
D	17.2±0.2
F	0.8
G	0.6
Н	0.32±0.08
I	0.15
J	0.65 (T.P.)
K	1.6±0.2
L	0.8±0.2
М	$0.17\substack{+0.08 \\ -0.07}$
N	0.10
Р	2.7
Q	0.125±0.075
R	5°±5°
S	2.825±0.175
	S100GF-65-3BA-4

# **\*** 12. RECOMMENDED SOLDERING CONDITIONS

Please consult with our sales offices for soldering conditions of the  $\mu$ PD16676.

#### Type of Surface Mount Device

 $\mu \text{PD16676GF-3BA}$  : 100-PIN PLASTIC QFP (14 x 20 mm)

#### NOTES FOR CMOS DEVICES

#### **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

• The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

• No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
   "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
   customer designated "quality assurance program" for a specific application. The recommended applications of
   a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
   before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8