

## 8-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The  $\mu$ PD178F098 is a flash memory model of the  $\mu$ PD178076, 178078, 178096, and 178098, and is provided with a flash memory to/from which data can be written/erased with the microcontroller mounted on a printed circuit board.

For the detailed functional description, refer to the following User's Manuals:

$\mu$ PD178078, 178098 Subseries User's Manual: U12790E  
78K/0 Series User's Manual - Instruction : U12326E

## FEATURES

- Serial interface (UART mode)
- IEBus™ controller
- Pin-compatible with mask ROM models (except V<sub>PP</sub> pin)
- Flash memory: 60K bytes<sup>Note</sup>
- Internal high-speed RAM: 1024 bytes
- Internal extension RAM: 2048 bytes<sup>Note</sup>
- Buffer RAM: 32 bytes
- Operable at same supply voltage as mask ROM models (V<sub>DD</sub> = 4.5 to 5.5 V during PLL operation)

**Note** The capacities of the flash memory and internal extension RAM can be changed using the memory size select register (IMS) and internal extension RAM size select register (IXS).

**Remark** For the differences between the flash memory model and mask ROM models, refer to 1. DIFFERENCES BETWEEN  $\mu$ PD178F098 AND MASK ROM MODELS.

The electrical specifications (such as supply current) in the  $\mu$ PD178F098 differ from those of the mask ROM models. Confirm these differences before mass-producing any application set.

## APPLICATION FIELD



Car stereos

## ORDERING INFORMATION

| Part Number           | Package                       |
|-----------------------|-------------------------------|
| $\mu$ PD178F098GF-3BA | 100-pin plastic QFP (14 × 20) |

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ DEVELOPMENT OF 8-BIT DTS SERIES



FUNCTIONAL OUTLINE

(1/2)

| Item                               |                     | Functions  |
|------------------------------------|---------------------|--|
| Internal memory                    | Flash memory        | 60K bytes  |
|                                    | High-speed RAM      | 1024 bytes   |
|                                    | Buffer RAM          | 32 bytes   |
|                                    | Extension RAM       | 2048 bytes   |
| General-purpose register           |                     | 8 bits × 32 registers (8 bits × 8 registers × 4 banks)   |
| Minimum instruction execution time |                     | <ul style="list-style-type: none"> <li>• 0.32 μs/0.64 μs/1.27 μs/2.54 μs/5.08 μs (with crystal resonator of f<sub>x</sub> = 6.3 MHz)</li> <li>• 0.44 μs/0.89 μs/1.78 μs/3.56 μs/7.11 μs (with crystal resonator of f<sub>x</sub> = 4.5 MHz)<sup>Note 1</sup></li> </ul>                                  |
| Instruction set                    |                     | <ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test Boolean operation)</li> <li>• BCD adjustment, etc.</li> </ul>   |
| I/O port                           |                     | Total : 80 pins<br><ul style="list-style-type: none"> <li>• CMOS input : 8 pins</li> <li>• CMOS I/O : 64 pins</li> <li>• N-ch open-drain output : 8 pins</li> </ul>  |
| A/D converter                      |                     | 8-bit resolution × 8 channels  |
| Serial interface                   |                     | <ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire/I<sup>2</sup>C bus<sup>Note 2</sup> mode selectable : 1 channel</li> <li>• 3-wire mode : 1 channel</li> <li>• 3-wire mode (with automatic transmit/receive function of up to 32 bytes): 1 channel</li> <li>• UART mode : 1 channel</li> </ul> |
| IEBus controller                   |                     | Provided   |
| Timer                              |                     | <ul style="list-style-type: none"> <li>• Basic timer (timer carry FF (10 Hz)) : 1 channel</li> <li>• 16-bit timer/event counter : 1 channel</li> <li>• 8-bit timer/event counter : 2 channels</li> <li>• Watchdog timer : 1 channel</li> </ul>   |
| Buzzer output                      |                     | BEEP0 pin: 1 kHz, 1.5 kHz, 3 kHz, 4 kHz<br>BUZ pin: 0.77 kHz, 1.54 kHz, 3.08 kHz, 6.15 kHz (with crystal resonator of f <sub>x</sub> = 6.3 MHz)  |
| Vectored interrupt source          | Maskable            | Internal : 15, External: 8   |
|                                    | Non-maskable        | Internal: 1  |
|                                    | Software            | 1  |
| PLL frequency synthesizer          | Division mode       | 2 types<br><ul style="list-style-type: none"> <li>• Direct division mode (VCOL pin)</li> <li>• Pulse swallow mode (VCOL and VCOH pins)</li> </ul>  |
|                                    | Reference frequency | Seven types selectable in software (1, 3, 9, 10, 12.5, 25, 50 kHz)   |
|                                    | Charge pump         | Error out output: 2 pins   |
|                                    | Phase comparator    | Unlock detectable in software  |

- Notes**
1. When using the IEBus controller, the 4.5-MHz crystal resonator cannot be used. Use the 6.3-MHz crystal resonator.
  2. When the I<sup>2</sup>C bus mode is used (including when the mode is implemented in software without using the peripheral hardware), consult NEC when ordering a mask.

(2/2)


| Item              | Functions  |
|-------------------|--|
| Frequency counter | Frequency measurement <ul style="list-style-type: none"> <li>• AMIFC pin: For 450-kHz counting</li> <li>• FMIFC pin: For 450-kHz/10.7-MHz counting</li> </ul>  |
| Standby function  | <ul style="list-style-type: none"> <li>• HALT mode</li> <li>• STOP mode</li> </ul>   |
| Reset             | <ul style="list-style-type: none"> <li>• Reset by <math>\overline{\text{RESET}}</math> pin</li> <li>• Internal reset by watchdog timer</li> <li>• Reset by power-ON clear circuit</li> <li>• Detection of less than 4.5 V<sup>Note</sup> (Reset does not occur, however.)</li> <li>• Detection of less than 3.5 V<sup>Note</sup> (during CPU operation)</li> <li>• Detection of less than 2.3 V<sup>Note</sup> (in STOP mode)</li> </ul> |
| Supply voltage    | <ul style="list-style-type: none"> <li>• V<sub>DD</sub> = 4.5 to 5.5 V (during CPU, PLL operation)</li> <li>• V<sub>DD</sub> = 3.5 to 5.5 V (during CPU operation)</li> </ul>  |
| Package           | 100-pin plastic QFP (14 × 20)  |

**Note** These voltages are the maximum values. In practice, the chip may be reset at voltages lower than these.

**PIN CONFIGURATION (Top View)**

• 100-pin plastic QFP (14 × 20)

μPD178F098GF-3BA




- Cautions**
1. Directly connect the VPP pin to GND0, GND1, or GND2 in normal operating mode.
  2. Keep the voltage at AVDD, VDDPORT, and VDDPLL same as that at the VDD pin.
  3. Keep the voltage at AVSS, GNDPORT, and GNDPLL same as that at GND0, GND1, or GND2.
  4. Connect each of the REGOSC and REGCPU pins to GND via a 0.1-μF capacitor.

**Pin Name**

|                  |   |  |  |
|------------------|---|--|--|
| AMIFC            | : AM intermediate frequency counter input | REGOSC   | : Regulator for oscillation circuit      |
| ANI0-ANI7        | : A/D converter input                     | $\overline{\text{RESET}}$  | : Reset input                            |
| AV <sub>DD</sub> | : A/D converter power supply              | $\overline{\text{RXD0}}$   | : UART0 serial data input                |
| AV <sub>SS</sub> | : A/D converter ground                    | $\overline{\text{RX0}}$  | : IEBus serial data input                |
| BUSY             | : Busy output                             | SB0, SB1   | : Serial data bus input/output           |
| BEEP0, BUZ       | : Buzzer output                           | $\overline{\text{SCK0}}, \overline{\text{SCK1}}, \overline{\text{SCK3}}$ | : Serial clock input/output              |
| EO0, EO1         | : Error out output                        | SCL  | : Serial clock input/output              |
| FMIFC            | : FM intermediate frequency counter input | SDA0, SDA1   | : Serial data input/output               |
| GNDPLL           | : PLL ground                              | SI0, SI1, SI3  | : Serial data input                      |
| GND0-GND2        | : Ground                                  | SO0, SO1, SO3  | : Serial data output                     |
| INTP0-INTP7      | : Interrupt input                         | STB  | : Strobe output                          |
| P00-P07          | : Port 0                                  | TI00, TI01   | : 16-bit timer capture trigger input     |
| P10-P17          | : Port 1                                  | TI50, TI51   | : 8-bit timer clock input                |
| P20-P27          | : Port 2                                  | TO0  | : 16-bit timer output                    |
| P30-P37          | : Port 3                                  | TO50, TO51   | : 8-bit timer output                     |
| P40-P47          | : Port 4                                  | $\overline{\text{TXD0}}$   | : UART0 serial data output               |
| P50-P57          | : Port 5                                  | $\overline{\text{TX0}}$  | : IEBus serial data output               |
| P60-P67          | : Port 6                                  | VCOL, VCOH   | : Local oscillation input                |
| P70-P77          | : Port 7                                  | V <sub>DD</sub> PORT   | : Port power supply                      |
| P100-P102        | : Port 10                                 | V <sub>DD</sub> PLL  | : PLL power supply                       |
| P120-P124        | : Port 12                                 | V <sub>DD</sub>  | : Power supply                           |
| P130-P137        | : Port 13                                 | VM45   | : V <sub>DD</sub> = 4.5 V monitor output |
| REGCPU           | : Regulator for CPU power supply          | V <sub>PP</sub>  | : Programming power supply               |
|                  |   | X1, X2   | : Crystal resonator                      |

BLOCK DIAGRAM



**CONTENTS**

1. DIFFERENCES BETWEEN μPD178F098 AND MASK ROM MODELS ..... 9

2. PIN FUNCTION LIST ..... 10

    2.1 Port Pins ..... 10

    2.2 Pins Other Than Port Pins ..... 11

    2.3 I/O Circuits of Pins and Recommended Connections of Unused Pins ..... 13

3. MEMORY SIZE SELECT REGISTER (IMS)..... 17

4. INTERNAL EXTENSION RAM SIZE SELECT REGISTER (IXS) ..... 18

5. INTERRUPT FUNCTION ..... 19

6. FLASH MEMORY PROGRAMMING ..... 23

    6.1 Selecting Communication Mode ..... 23

    6.2 Flash Memory Programming Function ..... 24

    6.3 Connecting Flashpro III ..... 25

★ 7. ELECTRICAL SPECIFICATIONS ..... 26

8. PACKAGE DRAWING ..... 44

★ 9. RECOMMENDED SOLDERING CONDITIONS ..... 45

APPENDIX A. DEVELOPMENT TOOLS ..... 46

APPENDIX B. RELATED DOCUMENTS ..... 48



1. DIFFERENCES BETWEEN μPD178F098 AND MASK ROM MODELS

The μPD178F098 is provided with a flash memory to/from which data can be written/erased with the device mounted on a printed circuit board. The differences between the flash memory model (μPD178F098) and mask ROM models (μPD178076, 178078, 178096, and 178098) are shown in Table 1-1.

Table 1-1. Differences between μPD178F098 and Mask ROM Models

| Item  |                        | μPD178F098   | μPD178076, 178078                              | μPD178096, 178098  |
|---|------------------------|--|--|--|
| Internal memory   | ROM structure          | Flash memory   | Mask ROM                                       |  |
|   | ROM capacity           | 60K bytes  | μPD178076: 48K bytes<br>μPD178078: 60K bytes   | μPD178096: 48K bytes<br>μPD178098: 60K bytes   |
|   | External extension RAM | 2048 bytes   | μPD178076: 1024 bytes<br>μPD178078: 2048 bytes | μPD178096: 1024 bytes<br>μPD178098: 2048 bytes   |
| Internal ROM capacity selected by memory size select register (IMS)                           |                        | Equivalent to mask ROM model   | μPD178076: CCH<br>μPD178078: CFH               | μPD178096: CCH<br>μPD178098: CFH   |
| Internal extension RAM capacity selected by internal extension RAM size select register (IXS) |                        | Equivalent to mask ROM model   | μPD178076: 0AH<br>μPD178078: 08H               | μPD178096: 0AH<br>μPD178098: 08H   |
| Serial interface  |                        | 4 channels <ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire/I<sup>2</sup>C bus mode selectable</li> <li>• 3-wire (with automatic transmit/receive function)</li> <li>• 3-wire</li> <li>• UART</li> </ul> |  | 3 channels <ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire/I<sup>2</sup>C bus mode selectable</li> <li>• 3-wire (with automatic transmit/receive function)</li> <li>• 3-wire</li> </ul> |
| IEBus controller  |                        | Provided   | Not provided                                   | Provided   |
| Interrupt source  |                        | 24   | 22   | 21   |
| IC pin  |                        | Not provided   | Provided                                       |  |
| V <sub>PP</sub> pin   |                        | Provided   | Not provided                                   |  |
| Electrical specifications and recommended soldering conditions                                |                        | See the relevant data sheet  |  |  |

**Caution** The noise resistance and noise radiation differ between flash memory versions and mask ROM versions. When considering the replacement of flash memory versions with mask ROM versions in the process from trial manufacturing to mass production, adequate evaluation should be carried out using CS products (not ES products) of mask ROM versions.

2. PIN FUNCTION LIST

2.1 Port Pins (1/2)

| Pin Name | I/O   | Function   | At Reset | Shared by:                   |
|----------|-------|--|----------|------------------------------|
| P00-P07  | I/O   | Port 0.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    | INTP0-INTP7                  |
| P10-P17  | Input | Port 1.<br>8-bit input port.   | Input    | ANI0-ANI7                    |
| P20      | I/O   | Port 2.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    | SI1                          |
| P21      |       |  |          | SO1                          |
| P22      |       |  |          | $\overline{\text{SCK1}}$     |
| P23      |       |  |          | STB                          |
| P24      |       |  |          | BUSY                         |
| P25      |       |  |          | SI0/SB0/SDA0                 |
| P26      |       |  |          | SO0/SB1/SDA1                 |
| P27      |       |  |          | $\overline{\text{SCK0/SCL}}$ |
| P30      |       |  |          | I/O                          |
| P31      | TO0   |  |          |                              |
| P32      | TI00  |  |          |                              |
| P33      | TI01  |  |          |                              |
| P34      | TI50  |  |          |                              |
| P35      | TI51  |  |          |                              |
| P36      | BEEP0 |  |          |                              |
| P37      | BUZ   |  |          |                              |
| P40-47   | I/O   | Port 4.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    |                              |
| P50-P57  | I/O   | Port 5.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    | –                            |
| P60-P67  | I/O   | Port 6.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    | –                            |
| P70      | I/O   | Port 7.<br>8-bit I/O port.<br>Can be set in input or output mode in 1-bit units. | Input    | SI3                          |
| P71      |       |  |          | SO3                          |
| P72      |       |  |          | $\overline{\text{SCK3}}$     |
| P73      |       |  |          | –                            |
| P74      |       |  |          | $\overline{\text{RXD0}}$     |
| P75      |       |  |          | $\overline{\text{TXD0}}$     |
| P76, P77 |       |  |          | –                            |

2.1 Port Pins (2/2)

| Pin Name  | I/O    | Function   | At Reset            | Shared by:              |
|-----------|--------|--|---------------------|-------------------------|
| P100      | I/O    | Port 10.   | Input               | –                       |
| P101      |        | 3-bit I/O port.                                    |                     | AMIFC                   |
| P102      |        | Can be set in input or output mode in 1-bit units. |                     | FMIFC                   |
| P120      | I/O    | Port 12.   | Input               | $\overline{\text{TX0}}$ |
| P121      |        | 5-bit I/O port.                                    |                     | $\overline{\text{RX0}}$ |
| P122-P124 |        | Can be set in input or output mode in 1-bit units. |                     | –                       |
| P130      | Output | Port 13.   | Low-level<br>output | TO50                    |
| P131      |        | 8-bit output port.                                 |                     | TO51                    |
| P132-P137 |        | N-ch open-drain output port (15 V withstand)       |                     | –                       |

2.2 Pins Other Than Port Pins (1/2)

| Pin Name                 | I/O    | Function   | At Reset            | Shared by:          |
|--------------------------|--------|--|---------------------|---------------------|
| INTP0-INTP7              | Input  | External maskable interrupt input whose valid edge (rising edge, falling edge, or both rising and falling edges) can be specified. | Input               | P00-P07             |
| SI0                      | Input  | Serial data input to serial interface.   | Input               | P25/SB0/SDA0        |
| SI1                      |        |  |                     | P20                 |
| SI3                      |        |  |                     | P70                 |
| SO0                      | Output | Serial data output from serial interface.  | Input               | P26/SB1/SDA1        |
| SO1                      |        |  |                     | P21                 |
| SO3                      |        |  |                     | P71                 |
| SB0                      | I/O    | Serial data input/output to/from serial interface.   | Input               | P25/SI0/SDA0        |
| SB1                      |        |  |                     | P26/SO0/SDA1        |
| SDA0                     |        |  |                     | P25/SI0/SB0         |
| SDA1                     |        |  |                     | P26/SO0/SB1         |
| $\overline{\text{SCK0}}$ | I/O    | Serial clock input/output to/from serial interface.  | Input               | P27/SCL             |
| $\overline{\text{SCK1}}$ |        |  |                     | P22                 |
| $\overline{\text{SCK3}}$ |        |  |                     | P72                 |
| SCL                      |        |  |                     | N-ch open drain I/O |
| STB                      | Output | Strobe output for serial interface automatic transmission/reception.   | Input               | P23                 |
| BUSY                     | Input  | Busy input for serial interface automatic transmission/reception.  | Input               | P24                 |
| VW45                     | Output | $V_{\text{DD}} = 4.5 \text{ V}$ monitor output   | Input               | P30                 |
| TI00                     | Input  | External count clock input to 16-bit timer (TM0).  | Input               | P32                 |
| TI01                     |        |  |                     | P33                 |
| TI50                     | Input  | External count clock input to 8-bit timer (TM50).<br>External count clock input to 8-bit timer (TM51).                             | Input               | P34                 |
| TI51                     |        |  |                     | P35                 |
| TO0                      | Output | 16-bit timer (TM0) output.   | Input               | P31                 |
| TO50                     |        | 8-bit timer (TM50) output.   | Low-level<br>output | P130                |
| TO51                     |        | 8-bit timer (TM51) output.   |                     | P131                |
| BEEP0                    | Output | Buzzer output.   | Input               | P36                 |
| BUZ                      |        |  |                     | P37                 |

## 2.2 Pins Other Than Port Pins (2/2)

| Pin Name                            | I/O    | Function   | At Reset | Shared by: |
|-------------------------------------|--------|--|----------|------------|
| ANI0-ANI7                           | Input  | Analog input to A/D converter.   | Input    | P10-P17    |
| EO0, EO1                            | Output | Error out output from charge pump of PLL frequency synthesizer.  | –        | –          |
| VCOL                                | Input  | Inputs local oscillation frequency of PLL (in HF and MF modes).  | –        | –          |
| VCOH                                | Input  | Inputs local oscillation frequency of PLL (in VHF mode).   | –        | –          |
| AMIFC                               | Input  | Input to AM intermediate frequency counter.  | Input    | P101       |
| FMIFC                               | Input  | Input to FM intermediate frequency or AM intermediate frequency counter.   | Input    | P102       |
| $\overline{\text{RXD0}}$            | Input  | Serial data input to asynchronous serial interface (UART0).  | Input    | P74        |
| $\overline{\text{TXD0}}$            | Output | Serial data output from asynchronous serial interface (UART0).   | Input    | P75        |
| $\overline{\text{TX0}}$             | Output | IEBus controller data output.  | Input    | P120       |
| $\overline{\text{RX0}}$             | Input  | IEBus controller data input.   | Input    | P121       |
| $\overline{\text{RESET}}$           | Input  | System reset input.  | –        | –          |
| X1                                  | Input  | Connection of crystal resonator for system clock oscillation.  | –        | –          |
| X2                                  | –      |  | –        | –          |
| REGOSC                              | –      | Regulator for oscillation circuit. Connect this pin to GND via 0.1- $\mu$ F capacitor.   | –        | –          |
| REGCPU                              | –      | Regulator for CPU power supply. Connect this pin to GND via 0.1- $\mu$ F capacitor.  | –        | –          |
| V <sub>DD</sub>                     | –      | Positive power supply.   | –        | –          |
| GND0-GND2                           | –      | Ground.  | –        | –          |
| V <sub>DD</sub> PORT                | –      | Port power supply.   | –        | –          |
| GNDPORT                             | –      | Port ground.   | –        | –          |
| AV <sub>DD</sub>                    | –      | A/D converter positive power supply. Keep voltage at this pin same as that at V <sub>DD</sub> 0.                                   | –        | –          |
| AV <sub>SS</sub>                    | –      | A/D converter ground. Keep voltage at this pin same as that at GND0 through GND2.  | –        | –          |
| V <sub>DD</sub> PLL <sup>Note</sup> | –      | PLL positive power supply.   | –        | –          |
| GNDPLL <sup>Note</sup>              | –      | PLL ground.  | –        | –          |
| V <sub>PP</sub>                     | –      | Pin to apply high voltage at program writing/verifying. Directly connect this pin to GND0, GND1, or GND2 in normal operating mode. | –        | –          |

**Note** Connect a capacitor of about 1000 pF between the V<sub>DD</sub>PLL and GNDPLL pins.

**2.3 I/O Circuits of Pins and Recommended Connections of Unused Pins**

Table 2-1 shows the types of the I/O circuits of the respective pins and the recommended connections of the pins when they are not used.

For the configuration of the I/O circuit of each pin, refer to Figure 2-1.


**Table 2-1. I/O Circuit Type of Each Pin (1/2)**

| Pin Name   | I/O Circuit Type | I/O   | Recommended Connection of Unused Pin   |
|--|------------------|-------|--|
| P00/INTP0-P07/INTP7                                  | 8                | I/O   | Input: Connect each of them to V <sub>DD</sub> , V <sub>DD</sub> PORT, GND0 to GND2, or GNDPORT via resistor.<br>Output: Leave open. |
| P10/ANI0-P17/ANI7                                    | 25               | Input | Connect these pins to V <sub>DD</sub> , V <sub>DD</sub> PORT, GND0 to GND2 or GNDPORT.   |
| P20/SI1  | 5-K              | I/O   | Input: Connect each of them to V <sub>DD</sub> , V <sub>DD</sub> PORT, GND0 to GND2, or GNDPORT via resistor.<br>Output: Leave open. |
| P21/SO1  | 5                |       |  |
| P22/SCK1   | 5-K              |       |  |
| P23/STB  | 5                |       |  |
| P24/BUSY   | 5-K              |       |  |
| P25/SI0/SB0/SDA0<br>P26/SO0/SB1/SDA1<br>P27/SCK0/SCL | 10-D             |       |  |
| P30/VM45   | 5                |       |  |
| P31/TO0  |                  |       |  |
| P32/TI00   | 5-K              |       |  |
| P33/TI01   |                  |       |  |
| P34/TI50   |                  |       |  |
| P35/TI51   |                  |       |  |
| P36/BEEP0<br>P37/BUZ                                 | 5                |       |  |
| P40-P47  |                  |       |  |
| P50-P57  |                  |       |  |
| P60-P67  |                  |       |  |
| P70/SI3  | 5-K              |       |  |
| P71/SO3  | 5                |       |  |
| P72/SCK3   | 5-K              |       |  |
| P73  | 5                |       |  |
| P74/RXD0   | 5-K              |       |  |
| P75/TXD0<br>P76, P77                                 | 5                |       |  |
| P100   |                  |       |  |
| P101/AMIFC   |                  |       |  |
| P102/FMIFC   |                  |       |  |
| P120/TX0   |                  |       |  |
| P121/RX0   | 5-K              |       |  |
| P122-P124  | 5                |       |  |

Table 2-1. I/O Circuit Type of Each Pin (2/2)


| Pin Name         | I/O Circuit Type | I/O    | Recommended Connection of Unused Pin                            |
|------------------|------------------|--------|---|
| P130/TO50        | 19               | Output | Open these pins.  |
| P131/TO51        |                  |        |   |
| P132-P137        |                  |        |   |
| EO0              | DTS-EO1          |        |   |
| EO1              |                  |        |   |
| VCOL, VCOH       | DTS-AMP2         | Input  | Disable PLL in software and select pull-down.                   |
| REGOSC, REGCPU   | –                | –      | Connect these pins to GND0, GND1, or GND2 via 0.1-μF capacitor. |
| RESET            | 2                | Input  | –   |
| AV <sub>DD</sub> | –                | –      | Connect this pin to V <sub>DD</sub> or V <sub>DD</sub> PORT.    |
| AV <sub>SS</sub> |                  |        | Directly connect these pins to GND0 to GND2, or GNDPORT.        |
| V <sub>PP</sub>  |                  |        |   |

Figure 2-1. I/O Circuits of Respective Pins (1/2)



**Remark**  $V_{DD}$  and GND are the positive power supply and ground pins for all port pins. Take  $V_{DD}$  and GND as  $V_{DDPORT}$  and  $GNDPORT$ .

Figure 2-1. I/O Circuits of Respective Pins (2/2)



**Note** This switch is selectable in software only for the VCOL and VCOH pins.

**Remark**  $V_{DD}$  and GND are the positive power supply and ground pins for all port pins. Take  $V_{DD}$  and GND as  $V_{DDPORT}$  and  $GNDPORT$ .



### 3. MEMORY SIZE SELECT REGISTER (IMS)

The internal memory capacity of the μPD178F098 can be changed using the memory size select register (IMS). By using this register, the memory of the μPD178F098 can be mapped in the same manner as a mask ROM model with a different internal memory capacity.

Use an 8-bit memory manipulation instruction to set the IMS.

This register is set to CFH at reset.

**Figure 3-1. Format of Memory Size Select Register (IMS)**

|        |      |      |      |   |      |      |      |      |         |          |     |
|--------|------|------|------|---|------|------|------|------|---------|----------|-----|
| Symbol | 7    | 6    | 5    | 4 | 3    | 2    | 1    | 0    | Address | At reset | R/W |
| IMS    | RAM2 | RAM1 | RAM0 | 0 | ROM3 | ROM2 | ROM1 | ROM0 | FFF0H   | CFH      | R/W |

|        |      |      |  |  |  |  |
|--------|------|------|--|--|--|--|
| RAM2   | RAM1 | RAM0 | Selects internal high-speed RAM capacity |  |  |  |
| 1      | 1    | 0    | 1024 bytes                               |  |  |  |
| Others |      |      | Setting prohibited                       |  |  |  |

|        |      |      |      |                               |  |  |  |
|--------|------|------|------|-------------------------------|--|--|--|
| RAM3   | RAM2 | RAM1 | RAM0 | Selects internal ROM capacity |  |  |  |
| 1      | 1    | 0    | 0    | 48K bytes                     |  |  |  |
| 1      | 1    | 1    | 1    | 60K bytes                     |  |  |  |
| Others |      |      |      | Setting prohibited            |  |  |  |

Table 3-1 shows the setting of IMS to perform the same memory mapping as that of a mask ROM model.

**Table 3-1. Setting of Memory Size Select Register**

|                   |                |
|-------------------|----------------|
| Targeted Model    | Setting of IMS |
| μPD178076, 178096 | CCH            |
| μPD178078, 178098 | CFH            |

#### 4. INTERNAL EXTENSION RAM SIZE SELECT REGISTER (IXS)

The internal extension RAM capacity of the μPD178F098 can be changed using the internal extension RAM size select register (IXS). By using this register, the memory of the μPD178F098 can be mapped in the same manner as a mask ROM model with a different internal extension RAM capacity.

Use an 8-bit memory manipulation instruction to set the IXS.

This register is set to 0CH at reset.

**Figure 4-1. Format of Internal Extension RAM Size Select Register (IXS)**

|        |   |   |   |        |        |        |        |        |         |          |     |
|--------|---|---|---|--------|--------|--------|--------|--------|---------|----------|-----|
| Symbol | 7 | 6 | 5 | 4      | 3      | 2      | 1      | 0      | Address | At reset | R/W |
| IXS    | 0 | 0 | 0 | IXRAM4 | IXRAM3 | IXRAM2 | IXRAM1 | IXRAM0 | FFF4H   | 0CH      | R/W |

| IXRAM4 | IXRAM3 | IXRAM2 | IXRAM1 | IXRAM0 | Selects internal extension RAM capacity |
|--------|--------|--------|--------|--------|---|
| 0      | 1      | 0      | 0      | 0      | 2048 bytes                              |
| 0      | 1      | 0      | 1      | 0      | 1024 bytes                              |
| Others |        |        |        |        | Setting prohibited                      |

Table 4-1 shows the setting of IXS to perform the same memory mapping as that of a mask ROM model.

**Table 4-1. Setting of Internal RAM Size Select Register**

| Targeted Model    | Setting of IXS |
|-------------------|----------------|
| μPD178076, 178096 | 0AH            |
| μPD178078, 178098 | 08H            |

5. INTERRUPT FUNCTION

The μPD178F098 has the following three types and 24 sources of interrupts:

- Non-maskable : 1<sup>Note</sup>
- Maskable : 23<sup>Note</sup>
- Software : 1

**Note** Two types of watchdog interrupt sources (INTWDT), non-maskable and maskable, are available, and either of them can be selected.

Table 5-1. Interrupt Sources (1/2)

| Interrupt Type | Default Priority <sup>Note 1</sup> | Interrupt Source |   | Internal/External | Vector Table Address                  | Basic Configuration Type <sup>Note 2</sup> |
|----------------|------------------------------------|------------------|---|-------------------|---------------------------------------|--|
|                |                                    | Name             | Trigger   |                   |                                       |  |
| Non-maskable   | –                                  | INTWDT           | Overflow of watchdog timer (when watchdog timer mode 1 is selected) | Internal          | 0004H                                 | (A)  |
| Maskable       | 0                                  | INTWDT           | Overflow of watchdog timer (when interval timer mode is selected)   |                   |                                       |  |
|                | 1                                  | INTP0            | Pin input edge detection  | External          | 0006H                                 | (C)  |
|                | 2                                  | INTP1            |   |                   | 0008H                                 |  |
|                | 3                                  | INTP2            |   |                   | 000AH                                 |  |
|                | 4                                  | INTP3            |   |                   | 000CH                                 |  |
|                | 5                                  | INTP4            |   |                   | 000EH                                 |  |
|                | 6                                  | INTP5            |   |                   | 0010H                                 |  |
|                | 7                                  | INTP6            |   |                   | 0012H                                 |  |
|                | 8                                  | INTP7            |   |                   | 0014H                                 |  |
|                | 9                                  | INTCSI0          |   |                   | End of transfer by serial interface 0 |  |
|                | 10                                 | INTCSI1          | End of transfer by serial interface 1                               | 0018H             |                                       |  |
|                | 11                                 | INTCSI3          | End of transfer by serial interface 3                               | 001AH             |                                       |  |
|                | 12                                 | INTTM50          | Generation of coincidence signal of 8-bit timer/event counter 50    | 001CH             |                                       |  |
|                | 13                                 | INTTM51          | Generation of coincidence signal of 8-bit timer/event counter 51    | 001EH             |                                       |  |
|                | 14                                 | INTSER0          | Reception error of serial interface UART0                           | 0020H             |                                       |  |
|                | 15                                 | INTSR0           | End of reception by serial interface UART0                          | 0022H             |                                       |  |
|                | 16                                 | INTST0           | End of transmission by serial interface UART0                       | 0024H             |                                       |  |
|                | 17                                 | INTBTM0          | Generation of coincidence signal of basic timer                     | 0026H             |                                       |  |

- Notes**
1. If two or more maskable interrupts occur at the same time, they are acknowledged or kept pending according to their default priorities. The default priority 0 is the highest, while 22 is the lowest.
  2. (A) to (E) under the heading Basic Configuration Type corresponds to (A) to (E) in Figure 5-1.


Table 5-1. Interrupt Sources (2/2)

| Interrupt Type | Default Priority <sup>Note 1</sup> | Interrupt Source |  | Internal/External | Vector Table Address | Basic Configuration Type <sup>Note 2</sup> |
|----------------|------------------------------------|------------------|--|-------------------|----------------------|--|
|                |                                    | Name             | Trigger  |                   |                      |  |
| Maskable       | 18                                 | INTTM00          | Generation of signal indicating coincidence between 16-bit timer counter (TM0) and capture/compare register (CR00) (when CR00 is used as compare register) | Internal          | 0028H                | (B)  |
|                |                                    |                  | Detection of input edge of TI00/P32 pin (when CR00 is used as capture register)  | External          |                      | (D)  |
|                | 19                                 | INTTM01          | Generation of signal indicating coincidence between 16-bit timer counter (TM0) and capture/compare register (CR01) (when CR01 is used as compare register) | Internal          | 002AH                | (B)  |
|                |                                    |                  | Detection of input edge of TI01/P33 pin (when CR01 is used as capture register)  | External          |                      | (D)  |
|                | 20                                 | INTIE1           | IEBus0 data access request   | Internal          | 002CH                | (B)  |
|                | 21                                 | INTIE2           | IEBus0 communication error and start/end of communication  |                   | 002EH                |  |
|                | 22                                 | INTAD            | End of conversion by A/D converter AD1   |                   | 0030H                | (B)  |
| Software       | –                                  | BRK              | Execution of BRK instruction   | –                 | 003EH                | (E)  |


- Notes**
1. If two or more maskable interrupts occur at the same time, they are acknowledged or kept pending according to their default priorities. The default priority 0 is the highest, while 22 is the lowest.
  2. (A) to (E) under the heading Basic Configuration Type corresponds to (A) to (E) in Figure 5-1.

Figure 5-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0 through INTP7)






Figure 5-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupts (INTTM00, INTTM01)



(E) Software interrupt



- Remark**
- IF : Interrupt request flag
  - IE : Interrupt enable flag
  - ISP : In-service priority flag
  - MK : Interrupt mask flag
  - PR : Priority specification flag

★ 6. FLASH MEMORY PROGRAMMING

The program memory provided in the μPD178F098 is flash memory.

The flash memory can be written on-board, i.e., with the μPD178F098 mounted on the target system.

To do so, connect a dedicated flash writer (Flashpro III (Part number FL-PR3, PG-FP3)) to the host machine and target system.

**Remark** FL-PR3 is a product of Naito Densai Machida Mfg. Co., Ltd.

6.1 Selecting Communication Mode


The flash memory is written by using Flashpro III and by means of serial communication. Select a communication mode from those listed in Table 6-1. To select a communication mode, the format shown in Figure 6-1 is used. Each communication mode is selected depending on the number of V<sub>PP</sub> pulses shown in Table 6-1.

Table 6-1. Communication Modes

| Communication Mode       | Number of Channels | Pins Used  | Number of V <sub>PP</sub> Pulses |
|--------------------------|--------------------|--|----------------------------------|
| 3-wire serial I/O (SIO3) | 1                  | SI3/P70<br>SO3/P71<br>$\overline{\text{SCK3/P72}}$           | 0                                |
| UART0                    | 1                  | $\overline{\text{RXD0/P74}}$<br>$\overline{\text{TXD0/P75}}$ | 8                                |

**Caution** Be sure to select a communication mode by the number of V<sub>PP</sub> pulses shown in Table 6-1.

Figure 6-1. Communication Mode Selection Format



## 6.2 Flash Memory Programming Function

An operation such as writing the flash memory is performed when a command or data is transmitted/received in the selected communication mode. The major flash memory programming functions are listed in Table 6-2.

**Table 6-2. Major Flash Memory Programming Functions**


| Function          | Description  |
|-------------------|--|
| Batch erase       | Erases all memory contents.  |
| Batch blank check | Checks erased status of entire memory.   |
| Data write        | Writes data to flash memory starting from write start address and based on number of data (bytes) to be written. |
| Batch verify      | Compares all contents of memory with input data.   |




### 6.3 Connecting Flashpro III

Connection with Flashpro III differs depending on the communication mode (3-wire serial I/O or UART0). Figures 6-2 and 6-3 show the connection in the respective modes.

**Figure 6-2. Connection of Flashpro III in 3-Wire Serial I/O Mode**



**Figure 6-3. Connection of Flashpro III in UART0 Mode**



★ 7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

| Parameter                 | Symbol                            | Conditions   |                  | Rating  | Unit |
|---------------------------|-----------------------------------|--|------------------|---|------|
| Supply voltage            | V <sub>DD</sub>                   |  |                  | -0.3 to +6.0                                    | V    |
|                           | V <sub>DDPORT</sub>               |  |                  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup> | V    |
|                           | AV <sub>DD</sub>                  |  |                  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup> | V    |
|                           | V <sub>DDPLL</sub>                |  |                  | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup> | V    |
|                           | V <sub>PP</sub>                   |  |                  | -0.3 to +10.5                                   | V    |
| Input voltage             | V <sub>I</sub>                    |  |                  | -0.3 to V <sub>DD</sub> + 0.3                   | V    |
| Output voltage            | V <sub>O</sub>                    | Excluding P130 to P137   |                  | -0.3 to V <sub>DD</sub> + 0.3                   | V    |
| Output breakdown voltage  | V <sub>BDS</sub>                  | P130-P137  | N-ch open drain  | 16  | V    |
| Analog input voltage      | V <sub>AN</sub>                   | P10-P17  | Analog input pin | -0.3 to V <sub>DD</sub> + 0.3                   | V    |
| High-level output current | I <sub>OH</sub>                   | 1 pin  |                  | -8  | mA   |
|                           |                                   | Total of P00-P01, P20-P27, P50-P57, and P70-P73                                |                  | -15   | mA   |
|                           |                                   | Total of P02-P07, P30-P37, P40-P47, P60-P67, P74-P77, and P120-P124            |                  | -15   | mA   |
|                           |                                   | Total of P100-P102   |                  | -10   | mA   |
| Low-level output current  | I <sub>OL</sub> <sup>Note 2</sup> | 1 pin  | Peak value       | 16  | mA   |
|                           |                                   |  | r.m.s            | 8   | mA   |
|                           |                                   | Total of P00-P01, P20-P27, P50-P57, and P70-P73                                | Peak value       | 30  | mA   |
|                           |                                   |  | r.m.s            | 15  | mA   |
|                           |                                   | Total of P02-P07, P30-P37, P40-P47, P60-P67, P74-P77, P120-P124, and P130-P137 | Peak value       | 30  | mA   |
|                           |                                   |  | r.m.s            | 15  | mA   |
|                           |                                   | Total of P100-102  | Peak value       | 20  | mA   |
|                           |                                   |  | r.m.s            | 10  | mA   |
| Operating temperature     | T <sub>A</sub>                    | During normal operation  |                  | -40 to +85                                      | °C   |
|                           |                                   | During flash memory programming  |                  | 10 to 40  | °C   |
| Storage temperature       | T <sub>stg</sub>                  |  |                  | -55 to +125                                     | °C   |

**Notes** 1. Keep the voltage at V<sub>DDPORT</sub>, AV<sub>DD</sub>, and V<sub>DDPLL</sub> same as that at the V<sub>DD</sub> pin.

2. Calculate the r.m.s as follows: [r.m.s] = [Peak value] × √Duty

**Caution** If the rated value of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, are the values exceeding which the product may be physically damaged. Be sure to use the product with these ratings never being exceeded.

**Remark** Unless otherwise specified, the characteristics of a multiplexed pin are the same as those of the corresponding port pin.

**Recommended Supply Voltage Ranges (T<sub>A</sub> = -40 to +85°C)**

| Parameter                | Symbol           | Conditions                               | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|--|------|------|------|------|
| Supply voltage           | V <sub>DD1</sub> | When CPU and PLL are operating           | 4.5  | 5.0  | 5.5  | V    |
|                          | V <sub>DD2</sub> | When CPU is operating and PLL is stopped | 3.5  | 5.0  | 5.5  | V    |
| Data retention voltage   | V <sub>DDR</sub> | When crystal oscillation stops           | 2.3  |      | 5.5  | V    |
| Output breakdown voltage | V <sub>BDS</sub> | P130-P137 (N-ch open drain)              |      |      | 15   | V    |

**DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)**

| Parameter                        | Symbol           | Test Conditions   | MIN.   | TYP.                  | MAX.                | Unit |
|----------------------------------|------------------|---|--|-----------------------|---------------------|------|
| High-level input voltage         | V <sub>IH1</sub> | P10-P17, P21, P23, P30, P31, P36, P37, P40-P47, P50-P57, P60-P67, P71, P73, P75-P77, P100-P102, P120, P122-P124         | 0.7 V <sub>DD</sub>  |                       | V <sub>DD</sub>     | V    |
|                                  | V <sub>IH2</sub> | P00-P07, P20, P22, P24-P27, P32-P35, P70, P72, P74, P121, $\overline{\text{RESET}}$                                     | 0.8 V <sub>DD</sub>  |                       | V <sub>DD</sub>     | V    |
| Low-level input voltage          | V <sub>IL1</sub> | P10-P17, P21, P23, P30, P31, P36, P37, P40-P47, P50-P57, P60-P67, P71, P73, P75-P77, P100-P102, P120, P122-P124         | 0  |                       | 0.3 V <sub>DD</sub> | V    |
|                                  | V <sub>IL2</sub> | P00-P07, P20, P22, P24-P27, P32-P35, P70, P72, P74, P121, $\overline{\text{RESET}}$                                     | 0  |                       | 0.2 V <sub>DD</sub> | V    |
| High-level output voltage        | V <sub>OH1</sub> | P00-P07, P20-P24, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P100-P102, P120-P124                                     | 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH</sub> = -1 mA   | V <sub>DD</sub> - 1.0 |                     | V    |
|                                  |                  |   | 3.5 V ≤ V <sub>DD</sub> < 4.5 V, I <sub>OH</sub> = -100 μA | V <sub>DD</sub> - 0.5 |                     | V    |
|                                  | V <sub>OH2</sub> | EO0, EO1  | V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OH</sub> = -3 mA    | V <sub>DD</sub> - 1.0 |                     | V    |
| Low-level output voltage         | V <sub>OL1</sub> | P00-P07, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P100-P102, P120-P124, P130-P137,                         | 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL</sub> = 1 mA    |                       | 1.0                 | V    |
|                                  |                  |   | 3.5 V ≤ V <sub>DD</sub> < 4.5 V, I <sub>OL</sub> = 100 μA  |                       | 0.5                 | V    |
|                                  | V <sub>OL2</sub> | EO0, EO1  | V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 3 mA     |                       | 1.0                 | V    |
| High-level input leakage current | I <sub>LIH</sub> | P00-P07, P10-P17, P20-P24, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P100-P102, P120-P124, $\overline{\text{RESET}}$ | V <sub>I</sub> = V <sub>DD</sub>                           |                       | 3                   | μA   |

**Remark** Unless otherwise specified, the characteristics of a multiplexed pin are the same as those of the corresponding port pin.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)

| Parameter                       | Symbol            | Conditions  |   | MIN. | TYP. | MAX. | Unit |
|---------------------------------|-------------------|---|---|------|------|------|------|
| Low-level input leakage current | I <sub>LIL</sub>  | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P100-P102, P120-P124, $\overline{\text{RESET}}$ | V <sub>I</sub> = 0 V                            |      |      | -3   | μA   |
| Output off leakage current      | I <sub>LOH1</sub> | P130-P137   | V <sub>O</sub> = 15 V                           |      |      | -3   | μA   |
|                                 | I <sub>LOL1</sub> | P130-P137   | V <sub>O</sub> = 0 V                            |      |      | 3    | μA   |
|                                 | I <sub>LOH2</sub> | P25-P27<br>(at N-ch open drain I/O)   | V <sub>O</sub> = V <sub>DD</sub>                |      |      | -3   | μA   |
|                                 | I <sub>LOL2</sub> | P25-P27<br>(at N-ch open drain I/O)   | V <sub>O</sub> = 0 V                            |      |      | 3    | μA   |
|                                 | I <sub>LOH3</sub> | EO0, EO1  | V <sub>O</sub> = V <sub>DD</sub>                |      |      | -3   | μA   |
|                                 | I <sub>LOL3</sub> | EO0, EO1  | V <sub>O</sub> = 0 V                            |      |      | 3    | μA   |
| Supply current <sup>Note</sup>  | I <sub>DD1</sub>  | When CPU is operating and PLL is stopped.<br>Sine wave input to X1 pin<br>V <sub>I</sub> = V <sub>DD</sub>              | f <sub>x</sub> = 4.5 MHz                        |      | 5.0  | 18   | mA   |
|                                 | I <sub>DD2</sub>  |   | f <sub>x</sub> = 6.3 MHz                        |      | 7.0  | 20   | mA   |
|                                 | I <sub>DD3</sub>  | In HALT mode with PLL stopped.<br>Sine wave input to X1 pin<br>V <sub>I</sub> = V <sub>DD</sub>                         | f <sub>x</sub> = 4.5 MHz                        |      | 0.3  | 0.8  | mA   |
|                                 | I <sub>DD4</sub>  |   | f <sub>x</sub> = 6.3 MHz                        |      | 0.4  | 1.0  | mA   |
| Data retention voltage          | V <sub>DDR1</sub> | When crystal resonator is oscillating   |   | 3.5  |      | 5.5  | V    |
|                                 | V <sub>DDR2</sub> | When crystal oscillation is stopped   | Power-failure detection function                | 2.2  |      |      | V    |
|                                 | V <sub>DDR3</sub> |   | Data memory retained                            | 2.0  |      |      | V    |
| Data retention current          | I <sub>DDR1</sub> | When crystal oscillation is stopped   | T <sub>A</sub> = 25°C,<br>V <sub>DD</sub> = 5 V |      | 2.0  | 4.0  | μA   |
|                                 | I <sub>DDR2</sub> |   |   |      | 2.0  | 20   | μA   |

**Note** Excluding AV<sub>DD</sub> current and V<sub>DD</sub>PLL current.

**Remarks 1.** f<sub>x</sub>: System clock oscillation frequency

**2.** Unless otherwise specified, the characteristics of a multiplexed pin are the same as those of the corresponding port pin.

**Reference Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.5 to 5.5 V)**

| Parameter      | Symbol           | Conditions  | MIN. | TYP. | MAX. | Unit |
|----------------|------------------|---|------|------|------|------|
| Supply current | I <sub>DD5</sub> | When CPU and PLL are operating.<br>Sine wave input to VCOH pin<br>At f <sub>IN</sub> = 160 MHz, V <sub>IN</sub> = 0.15 V <sub>P-P</sub> |      | 8    |      | mA   |

**AC Characteristics**

**(1) Basic operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)**

| Parameter   | Symbol                                   | Conditions                                    | MIN.                                 | TYP. | MAX. | Unit |
|---|--|---|--------------------------------------|------|------|------|
| Cycle time<br>(minimum instruction<br>execution time) | T <sub>CY</sub>                          | At f <sub>x</sub> = 6.3 MHz                   | 0.32                                 |      | 5.08 | μs   |
|   |  | At f <sub>x</sub> = 4.5 MHz <sup>Note 1</sup> | 0.44                                 |      | 7.11 | μs   |
| TI00, TI01 input<br>high-/low-level<br>widths         | t <sub>TIH0</sub> ,<br>t <sub>TiL0</sub> |   | 4/f <sub>sam</sub> <sup>Note 2</sup> |      |      | s    |
| TI50, TI51 input<br>frequency                         | f <sub>TI5</sub>                         |   |                                      |      | 2    | MHz  |
| TI50, TI51 input<br>high-/low-level<br>widths         | t <sub>TIH5</sub> ,<br>t <sub>TiL5</sub> |   | 200                                  |      |      | ns   |
| Interrupt input<br>high-/low-level<br>widths          | t <sub>INTH</sub> ,<br>t <sub>INTL</sub> | INTP0-INTP7                                   | 1                                    |      |      | μs   |
| RESET pin<br>low-level width                          | t <sub>RSL</sub>                         |   | 10                                   |      |      | μs   |

**Notes 1.** Only when products not using IEBus are supported.

**2.** f<sub>sam</sub> = f<sub>x</sub>/2, f<sub>x</sub>/4, f<sub>x</sub>/64 selectable by bits 0 and 1 (PRM00 and PRM01) of the prescaler mode register 0 (PRM0). However, f<sub>sam</sub> = f<sub>x</sub>/8 when the valid edge of TI00 is selected as the count clock.

(2) Serial interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)

(a) Serial interface 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

| Parameter   | Symbol             | Test Conditions                | MIN.                       | TYP. | MAX. | Unit |
|---|--------------------|--------------------------------|----------------------------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                           | t <sub>KCY1</sub>  | V <sub>DD</sub> = 4.5 to 5.5 V | 800                        |      |      | ns   |
|   |                    |                                | 1600                       |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level width                | t <sub>KH1</sub> , | V <sub>DD</sub> = 4.5 to 5.5 V | t <sub>KCY1</sub> /2 - 50  |      |      | ns   |
|   | t <sub>KL1</sub>   |                                | t <sub>KCY1</sub> /2 - 100 |      |      | ns   |
| SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | t <sub>SIK1</sub>  | V <sub>DD</sub> = 4.5 to 5.5 V | 100                        |      |      | ns   |
|   |                    |                                | 150                        |      |      | ns   |
| SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | t <sub>KSI1</sub>  |                                | 400                        |      |      | ns   |
| SO0 output delay time from $\overline{\text{SCK0}}\downarrow$ | t <sub>KSO1</sub>  | C = 100 pF <sup>Note</sup>     |                            |      | 300  | ns   |

**Note** C is the load capacitance of  $\overline{\text{SCK0}}$  and SO0 output line.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

| Parameter   | Symbol                            | Test Conditions                | MIN. | TYP. | MAX. | Unit |
|---|-----------------------------------|--------------------------------|------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                           | t <sub>KCY2</sub>                 | V <sub>DD</sub> = 4.5 to 5.5 V | 800  |      |      | ns   |
|   |                                   |                                | 1600 |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level width                | t <sub>KH2</sub> ,                | V <sub>DD</sub> = 4.5 to 5.5 V | 400  |      |      | ns   |
|   | t <sub>KL2</sub>                  |                                | 800  |      |      | ns   |
| SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | t <sub>SIK2</sub>                 |                                | 100  |      |      | ns   |
| SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | t <sub>KSI2</sub>                 |                                | 400  |      |      | ns   |
| SO0 output delay time from $\overline{\text{SCK0}}\downarrow$ | t <sub>KSO2</sub>                 | C = 100 pF <sup>Note</sup>     |      |      | 300  | ns   |
| $\overline{\text{SCK0}}$ at rising or falling edge time       | t <sub>R2</sub> , t <sub>F2</sub> |                                |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO0 output line.

(iii) SBI mode ( $\overline{\text{SCK0}}$  ... internal clock output)

| Parameter  | Symbol                                | Test Conditions   | MIN.  | TYP. | MAX. | Unit |
|--|---------------------------------------|---|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                                | $t_{\text{KCY3}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | 800   |      |      | ns   |
|  |                                       |   | 3200  |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level width                     | $t_{\text{KH3}},$<br>$t_{\text{KL3}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | $t_{\text{KCY3}}/2 - 50$                        |      |      | ns   |
|  |                                       |   | $t_{\text{KCY3}}/2 - 150$                       |      |      | ns   |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | $t_{\text{SIK3}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | 100   |      |      | ns   |
|  |                                       |   | 300   |      |      | ns   |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | $t_{\text{KSI3}}$                     |   | $t_{\text{KCY3}}/2$                             |      |      | ns   |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | $t_{\text{KSO3}}$                     | $R = 1 \text{ k}\Omega$<br>$C = 100 \text{ pF}$ <sup>Note</sup> | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 0    | 250  | ns   |
|  |                                       |   |   | 0    | 1000 | ns   |
| SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$        | $t_{\text{KSB}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| $\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$      | $t_{\text{SBK}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| SB0, SB1 high-level width  | $t_{\text{SBH}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| SB0, SB1 low-level width   | $t_{\text{SBL}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |

**Note** R and C are the load resistance and load capacitance of  $\overline{\text{SCK0}}$ , SB0 and SB1 output line.

(iv) SBI mode ( $\overline{\text{SCK0}}$  ... external clock input)

| Parameter  | Symbol                                | Test Conditions   | MIN.  | TYP. | MAX. | Unit |
|--|---------------------------------------|---|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                                | $t_{\text{KCY4}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | 800   |      |      | ns   |
|  |                                       |   | 3200  |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level width                     | $t_{\text{KH4}},$<br>$t_{\text{KL4}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | 400   |      |      | ns   |
|  |                                       |   | 1600  |      |      | ns   |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | $t_{\text{SIK4}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$                 | 100   |      |      | ns   |
|  |                                       |   | 300   |      |      | ns   |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | $t_{\text{KSI4}}$                     |   | $t_{\text{KCY4}}/2$                             |      |      | ns   |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | $t_{\text{KSO4}}$                     | $R = 1 \text{ k}\Omega$<br>$C = 100 \text{ pF}$ <sup>Note</sup> | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 0    | 250  | ns   |
|  |                                       |   |   | 0    | 1000 | ns   |
| SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$        | $t_{\text{KSB}}$                      |   | $t_{\text{KCY4}}$                               |      |      | ns   |
| $\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$      | $t_{\text{SBK}}$                      |   | $t_{\text{KCY4}}$                               |      |      | ns   |
| SB0, SB1 high-level width  | $t_{\text{SBH}}$                      |   | $t_{\text{KCY4}}$                               |      |      | ns   |
| SB0, SB1 low-level width   | $t_{\text{SBL}}$                      |   | $t_{\text{KCY4}}$                               |      |      | ns   |
| $\overline{\text{SCK0}}$ at rising or falling edge time            | $t_{\text{R4}}, t_{\text{F4}}$        |   |   |      | 1000 | ns   |

**Note** R and C are the load resistance and load capacitance of SB0 and SB1 output line.

(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

| Parameter  | Symbol            | Test Conditions            |                                | MIN.                      | TYP. | MAX. | Unit |
|--|-------------------|----------------------------|--------------------------------|---------------------------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                                | $t_{\text{KCY5}}$ | R = 1 kΩ                   |                                | 1600                      |      |      | ns   |
| $\overline{\text{SCK0}}$ high-level width                          | $t_{\text{KH5}}$  | C = 100 pF <sup>Note</sup> |                                | $t_{\text{KCY5}}/2 - 160$ |      |      | ns   |
| $\overline{\text{SCK0}}$ low-level width                           | $t_{\text{KL5}}$  |                            | V <sub>DD</sub> = 4.5 to 5.5 V | $t_{\text{KCY5}}/2 - 50$  |      |      | ns   |
|  |                   |                            |                                | $t_{\text{KCY5}}/2 - 100$ |      |      | ns   |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | $t_{\text{SIK5}}$ |                            | V <sub>DD</sub> = 4.5 to 5.5 V | 300                       |      |      | ns   |
|  |                   |                            |                                | 350                       |      |      | ns   |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | $t_{\text{KSI5}}$ |                            |                                | 600                       |      |      | ns   |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | $t_{\text{KSO5}}$ |                            |                                | 0                         |      | 300  | ns   |

**Note** R and C are the load resistance and load capacitance of  $\overline{\text{SCK0}}$ , SB0 and SB1 output line.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

| Parameter  | Symbol                         | Test Conditions            |                                | MIN.                | TYP. | MAX. | Unit |
|--|--------------------------------|----------------------------|--------------------------------|---------------------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time                                | $t_{\text{KCY6}}$              |                            |                                | 1600                |      |      | ns   |
| $\overline{\text{SCK0}}$ high-level width                          | $t_{\text{KH6}}$               |                            |                                | 650                 |      |      | ns   |
| $\overline{\text{SCK0}}$ low-level width                           | $t_{\text{KL6}}$               |                            |                                | 800                 |      |      | ns   |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )         | $t_{\text{SIK6}}$              |                            |                                | 100                 |      |      | ns   |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )        | $t_{\text{KSI6}}$              |                            |                                | $t_{\text{KCY6}}/2$ |      |      | ns   |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | $t_{\text{KSO6}}$              | R = 1 kΩ                   | V <sub>DD</sub> = 4.5 to 5.5 V | 0                   |      | 300  | ns   |
|  |                                | C = 100 pF <sup>Note</sup> |                                | 0                   |      | 500  | ns   |
| $\overline{\text{SCK0}}$ at rising or falling edge time            | $t_{\text{R6}}, t_{\text{F6}}$ |                            |                                |                     |      | 1000 | ns   |

**Note** R and C are the load resistance and load capacitance of SB0 and SB1 output line.



(vii) I<sup>2</sup>C Bus mode (SCL ... internal clock output)

| Parameter                                      | Symbol            | Test Conditions                        | MIN.                           | TYP. | MAX. | Unit |    |
|--|-------------------|--|--------------------------------|------|------|------|----|
| SCL cycle time                                 | t <sub>KCY7</sub> | R = 1 kΩ<br>C = 100 pF <sup>Note</sup> | 10                             |      |      | μs   |    |
| SCL high-level width                           | t <sub>KH7</sub>  |  | t <sub>KCY7</sub> – 160        |      |      | ns   |    |
| SCL low-level width                            | t <sub>KL7</sub>  |  | t <sub>KCY7</sub> – 50         |      |      | ns   |    |
| SDA0, SDA1 setup time (to SCL↑)                | t <sub>SIK7</sub> |  | 200                            |      |      | ns   |    |
| SDA0, SDA1 hold time (from SCL↓)               | t <sub>KSI7</sub> |  | 0                              |      |      | ns   |    |
| SDA0, SDA1 output delay time (from SCL↓)       | t <sub>KSO7</sub> |  | V <sub>DD</sub> = 4.5 to 5.5 V | 0    |      | 300  | ns |
|  |                   |  |                                | 0    |      | 500  | ns |
| SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑ | t <sub>KSB</sub>  |  | 200                            |      |      | ns   |    |
| SCL↓ from SDA0, SDA1↓                          | t <sub>SBK</sub>  |  | 400                            |      |      | ns   |    |
| SDA0, SDA1 high-level width                    | t <sub>SBH</sub>  |  | 500                            |      |      | ns   |    |

**Note** R and C are the load resistance and load capacitance of SCL, SDA0 and SDA1 output line.

(viii) I<sup>2</sup>C Bus mode (SCL ... external clock input)

| Parameter                                      | Symbol                              | Test Conditions            | MIN.                           | TYP. | MAX. | Unit |    |
|--|-------------------------------------|----------------------------|--------------------------------|------|------|------|----|
| SCL cycle time                                 | t <sub>KCY8</sub>                   |                            | 1000                           |      |      | ns   |    |
| SCL high-/low-level width                      | t <sub>KH8</sub> , t <sub>KL8</sub> |                            | 400                            |      |      | ns   |    |
| SDA0, SDA1 setup time (to SCL↑)                | t <sub>SIK8</sub>                   |                            | 200                            |      |      | ns   |    |
| SDA0, SDA1 hold time (from SCL↓)               | t <sub>KSI8</sub>                   |                            | 0                              |      |      | ns   |    |
| SDA0, SDA1 output delay time from SCL↓         | t <sub>KSO8</sub>                   | R = 1 kΩ                   | V <sub>DD</sub> = 4.5 to 5.5 V | 0    |      | 300  | ns |
|  |                                     | C = 100 pF <sup>Note</sup> |                                | 0    |      | 500  | ns |
| SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑ | t <sub>KSB</sub>                    |                            | 200                            |      |      | ns   |    |
| SCL↓ from SDA0, SDA1↓                          | t <sub>SBK</sub>                    |                            | 400                            |      |      | ns   |    |
| SDA0, SDA1 high-level width                    | t <sub>SBH</sub>                    |                            | 500                            |      |      | ns   |    |
| SCL at rising or falling edge time             | t <sub>R8</sub> , t <sub>F8</sub>   |                            |                                |      | 1000 | ns   |    |

**Note** R and C are the load resistance and load capacitance of SDA0 and SDA1 output line.

(b) Serial interface 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

| Parameter  | Symbol                                | Test Conditions            | MIN.                     | TYP. | MAX. | Unit |
|--|---------------------------------------|----------------------------|--------------------------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time                              | $t_{\text{KCY9}}$                     |                            | 800                      |      |      | ns   |
| $\overline{\text{SCK1}}$ high/low-level width                    | $t_{\text{KH9}},$<br>$t_{\text{KL9}}$ |                            | $t_{\text{KCY9}}/2 - 50$ |      |      | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )            | $t_{\text{SIK9}}$                     |                            | 100                      |      |      | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )           | $t_{\text{KSI9}}$                     |                            | 400                      |      |      | ns   |
| SO1 output delay time (from $\overline{\text{SCK1}}\downarrow$ ) | $t_{\text{KSO9}}$                     | C = 100 pF <sup>Note</sup> |                          |      | 300  | ns   |

**Note** C is the load capacitance of  $\overline{\text{SCK1}}$  and SO1 output line.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

| Parameter  | Symbol                                  | Test Conditions            | MIN. | TYP. | MAX. | Unit |
|--|---|----------------------------|------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time                              | $t_{\text{KCY10}}$                      |                            | 800  |      |      | ns   |
| $\overline{\text{SCK1}}$ high/low-level width                    | $t_{\text{KH10}},$<br>$t_{\text{KL10}}$ |                            | 400  |      |      | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )            | $t_{\text{SIK10}}$                      |                            | 100  |      |      | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )           | $t_{\text{KSI10}}$                      |                            | 400  |      |      | ns   |
| SO1 output delay time (from $\overline{\text{SCK1}}\downarrow$ ) | $t_{\text{KSO10}}$                      | C = 100 pF <sup>Note</sup> |      |      | 300  | ns   |
| $\overline{\text{SCK1}}$ at rising or falling edge time          | $t_{\text{R10}}, t_{\text{F10}}$        |                            |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$  ... internal clock output)

| Parameter  | Symbol                                  | Test Conditions            | MIN.                       | TYP. | MAX.                       | Unit |
|--|---|----------------------------|----------------------------|------|----------------------------|------|
| $\overline{\text{SCK1}}$ cycle time                              | $t_{\text{KCY11}}$                      |                            | 800                        |      |                            | ns   |
| $\overline{\text{SCK1}}$ high/low-level width                    | $t_{\text{KH11}},$<br>$t_{\text{KL11}}$ |                            | $t_{\text{KCY11}}/2 - 50$  |      |                            | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )            | $t_{\text{SIK11}}$                      |                            | 100                        |      |                            | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )           | $t_{\text{KSI11}}$                      |                            | 400                        |      |                            | ns   |
| SO1 output delay time (from $\overline{\text{SCK1}}\downarrow$ ) | $t_{\text{KSO11}}$                      | C = 100 pF <sup>Note</sup> |                            |      | 300                        | ns   |
| STB $\uparrow$ from $\overline{\text{SCK1}}\uparrow$             | $t_{\text{SBD}}$                        |                            | $t_{\text{KCY11}}/2 - 100$ |      | $t_{\text{KCY11}}/2 + 100$ | ns   |
| Strobe signal high-level width                                   | $t_{\text{SBW}}$                        |                            | $t_{\text{KCY11}}/2 - 30$  |      | $t_{\text{KCY11}}/2 + 30$  | ns   |
| Busy signal setup time<br>(to busy signal detection timing)      | $t_{\text{BYS}}$                        |                            | 100                        |      |                            | ns   |
| Busy signal hold time<br>(from busy signal detection timing)     | $t_{\text{BYH}}$                        |                            | 100                        |      |                            | ns   |
| $\overline{\text{SCK1}}\downarrow$ from busy inactive            | $t_{\text{SPS}}$                        |                            | 200                        |      |                            | ns   |

**Note** C is the load capacitance of SO1 output line.

(iv) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$  ... external clock input)

| Parameter  | Symbol                                  | Test Conditions            | MIN. | TYP. | MAX. | Unit |
|--|---|----------------------------|------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time                              | $t_{\text{KCY12}}$                      |                            | 800  |      |      | ns   |
| $\overline{\text{SCK1}}$ high/low-level width                    | $t_{\text{KH12}},$<br>$t_{\text{KL12}}$ |                            | 400  |      |      | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )            | $t_{\text{SIK12}}$                      |                            | 100  |      |      | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )           | $t_{\text{KSI12}}$                      |                            | 400  |      |      | ns   |
| SO1 output delay time (from $\overline{\text{SCK1}}\downarrow$ ) | $t_{\text{KSO12}}$                      | C = 100 pF <sup>Note</sup> |      |      | 300  | ns   |
| $\overline{\text{SCK1}}$ at rising or falling edge time          | $t_{\text{R12}}, t_{\text{F12}}$        |                            |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO1 output line.

(c) Serial interface 3

(i) 3-wire serial I/O mode ( $\overline{\text{SCK3}}$  ... internal clock output)

| Parameter  | Symbol                                  | Test Conditions            | MIN.                     | TYP. | MAX. | Unit |
|--|---|----------------------------|--------------------------|------|------|------|
| $\overline{\text{SCK3}}$ cycle time                              | $t_{\text{CY13}}$                       |                            | 800                      |      |      | ns   |
| $\overline{\text{SCK3}}$ high/low-level width                    | $t_{\text{KH13}},$<br>$t_{\text{KL13}}$ |                            | $t_{\text{CY13}}/2 - 50$ |      |      | ns   |
| SI3 setup time (to $\overline{\text{SCK3}}\uparrow$ )            | $t_{\text{SIK13}}$                      |                            | 100                      |      |      | ns   |
| SI3 hold time (from $\overline{\text{SCK3}}\uparrow$ )           | $t_{\text{SH13}}$                       |                            | 400                      |      |      | ns   |
| SO3 output delay time (from $\overline{\text{SCK3}}\downarrow$ ) | $t_{\text{KSO13}}$                      | C = 100 pF <sup>Note</sup> |                          |      | 300  | ns   |

**Note** C is the load capacitance of  $\overline{\text{SCK3}}$  and SO3 output line.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK3}}$  ... external clock input)


| Parameter  | Symbol                                  | Test Conditions            | MIN. | TYP. | MAX. | Unit |
|--|---|----------------------------|------|------|------|------|
| $\overline{\text{SCK3}}$ cycle time                              | $t_{\text{CY14}}$                       |                            | 800  |      |      | ns   |
| $\overline{\text{SCK3}}$ high/low-level width                    | $t_{\text{KH14}},$<br>$t_{\text{KL14}}$ |                            | 400  |      |      | ns   |
| SI3 setup time (to $\overline{\text{SCK3}}\uparrow$ )            | $t_{\text{SIK14}}$                      |                            | 100  |      |      | ns   |
| SI3 hold time (from $\overline{\text{SCK3}}\uparrow$ )           | $t_{\text{SH14}}$                       |                            | 400  |      |      | ns   |
| SO3 output delay time (from $\overline{\text{SCK3}}\downarrow$ ) | $t_{\text{KSO14}}$                      | C = 100 pF <sup>Note</sup> |      |      | 300  | ns   |
| $\overline{\text{SCK3}}$ at rising or falling edge time          | $t_{\text{R14}}, t_{\text{F14}}$        |                            |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO3 output line.


(d) Serial interface UART0 (Dedicated baud rate generator output)

| Parameter     | Symbol | Test Conditions | MIN. | TYP. | MAX.  | Unit |
|---------------|--------|-----------------|------|------|-------|------|
| Transfer rate |        |                 |      |      | 38400 | bps  |


AC Timing Test Point (Excluding X1 Input)




TI Timing



Interrupt Input Timing




RESET Input Timing




Serial Transfer Timing

3-wire serial I/O mode:




**Remark**  $m = 1, 2, 9, 10, 13, 14$   
 $n = 2, 10, 14$


SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:




I<sup>2</sup>C bus mode:



3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



**Note** The signal is not actually driven low here; it is shown as such to indicate the timing.

IEBus Controller Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)

| Parameter                    | Symbol         | Conditions      | MIN. | TYP.                | MAX. | Unit |
|------------------------------|----------------|-----------------|------|---------------------|------|------|
| IEBus system clock frequency | f <sub>s</sub> | Fixed to mode 1 |      | 6.3 <sup>Note</sup> |      | MHz  |

**Note** Although the system clock frequency is 6.0 MHz in the IEBus standard, in these products, normal operation is guaranteed at 6.3 MHz.

**Remark** 6.0 MHz and 6.3 MHz cannot both be used as the IEBus system clock frequency.



**A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = 3.5 to 5.5 V)**

| Parameter                                    | Symbol            | Conditions                     | MIN. | TYP. | MAX.            | Unit |
|--|-------------------|--------------------------------|------|------|-----------------|------|
| Resolution                                   |                   |                                | 8    | 8    | 8               | bit  |
| Total conversion error <sup>Notes 1, 2</sup> |                   | V <sub>DD</sub> = 4.5 to 5.5 V |      |      | ±1.0            | %FSR |
|  |                   |                                |      |      | ±1.4            | %FSR |
| Conversion time                              | t <sub>CONV</sub> |                                | 15.2 |      | 45.7            | μs   |
| Analog input voltage                         | V <sub>IAN</sub>  |                                | 0    |      | V <sub>DD</sub> | V    |

- Notes** 1. Excluding quantization error (±0.2%FSR)  
 2. This value is indicated as a ratio to the full-scale value.

**PLL Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.5 to 5.5 V)**

| Parameter           | Symbol           | Conditions   | MIN. | TYP. | MAX. | Unit |
|---------------------|------------------|--|------|------|------|------|
| Operating frequency | f <sub>IN1</sub> | VCOL pin, MF mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub>  | 0.5  |      | 3.0  | MHz  |
|                     | f <sub>IN2</sub> | VCOL pin, HF mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub>  | 10   |      | 40   | MHz  |
|                     | f <sub>IN3</sub> | VCOH pin, VHF mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub> | 60   |      | 130  | MHz  |
|                     | f <sub>IN4</sub> | VCOH pin, VHF mode, sine wave input, V <sub>IN</sub> = 0.3 V <sub>P-P</sub>  | 40   |      | 160  | MHz  |

**Remark** The above values are the result of NEC's evaluation of the device. If the device is likely to be affected by noise in your application, it is recommended to use the device at a voltage higher than the above values.

**IFC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.5 to 5.5 V)**

| Parameter           | Symbol           | Conditions   | MIN. | TYP. | MAX. | Unit |
|---------------------|------------------|--|------|------|------|------|
| Operating frequency | f <sub>IN5</sub> | AMIFC pin, AMIF count mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub> | 0.4  |      | 0.5  | MHz  |
|                     | f <sub>IN6</sub> | FMIFC pin, FMIF count mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub> | 10   |      | 11   | MHz  |
|                     | f <sub>IN7</sub> | FMIFC pin, AMIF count mode, sine wave input, V <sub>IN</sub> = 0.15 V <sub>P-P</sub> | 0.4  |      | 0.5  | MHz  |

**Remark** The above values are the result of NEC's evaluation of the device. If the device is likely to be affected by noise in your application, it is recommended to use the device at a voltage higher than the above values.

Flash Memory Programming Characteristics (V<sub>DD</sub> = 3.5 to 5.5 V, T<sub>A</sub> = 10 to 40°C)

(1) Write/delete characteristics

| Parameter  | Symbol           | Conditions   | MIN. | TYP. | MAX.                | Unit  |
|--|------------------|--|------|------|---------------------|-------|
| Write current (V <sub>DD</sub> pin) <sup>Note</sup>  | t <sub>DDW</sub> | When V <sub>PP</sub> = V <sub>PP1</sub> , f <sub>X</sub> = 6.3 MHz |      |      | 23                  | mA    |
| Write current (V <sub>PP</sub> pin) <sup>Note</sup>  | I <sub>PPW</sub> | When V <sub>PP</sub> = V <sub>PP1</sub> , f <sub>X</sub> = 6.3 MHz |      |      | 20                  | mA    |
| Delete current (V <sub>DD</sub> pin) <sup>Note</sup> | I <sub>DDE</sub> | When V <sub>PP</sub> = V <sub>PP1</sub> , f <sub>X</sub> = 6.3 MHz |      |      | 23                  | mA    |
| Delete current (V <sub>PP</sub> pin) <sup>Note</sup> | I <sub>PPE</sub> | When V <sub>PP</sub> = V <sub>PP1</sub>                            |      |      | 100                 | mA    |
| Unit delete time                                     | t <sub>ER</sub>  |  | 0.5  | 1    | 1                   | s     |
| Total delete time                                    | t <sub>ERA</sub> |  |      |      | 20                  | s     |
| Number of overwrite                                  | C <sub>WRT</sub> | Delete and write are counted as one cycle                          |      |      | 20                  | times |
| V <sub>PP</sub> power supply voltage                 | V <sub>PP0</sub> | In normal mode   | 0    |      | 0.2 V <sub>DD</sub> | V     |
|  | V <sub>PP1</sub> | At flash memory programming  | 9.7  | 10.0 | 10.3                | V     |


**Note** AV<sub>DD</sub> current and Port current (current flowing to internal pull-up resistor) are not included.

**Remark** f<sub>X</sub>: System clock oscillation frequency

(2) Serial write operation characteristics


| Parameter   | Symbol             | Conditions                   | MIN. | TYP. | MAX. | Unit |
|---|--------------------|------------------------------|------|------|------|------|
| V <sub>PP</sub> setup time                          | t <sub>PSRON</sub> | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| V <sub>PP</sub> ↑ setup time from V <sub>DD</sub> ↑ | t <sub>DRPSR</sub> | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| RESET↑ setup time from V <sub>PP</sub> ↑            | t <sub>PSRRF</sub> | V <sub>PP</sub> high voltage | 1.0  |      |      | μs   |
| V <sub>PP</sub> count start time from RESET↑        | t <sub>RFCF</sub>  |                              | 1.0  |      |      | μs   |
| Count execution time                                | t <sub>COUNT</sub> |                              |      |      | 2.0  | ms   |
| V <sub>PP</sub> counter high-level width            | t <sub>CH</sub>    |                              | 8.0  |      |      | μs   |
| V <sub>PP</sub> counter low-level width             | t <sub>CL</sub>    |                              | 8.0  |      |      | μs   |
| V <sub>PP</sub> counter noise elimination width     | t <sub>NFW</sub>   |                              |      | 40   |      | ns   |

Flash Write Mode Setting Timing



8. PACKAGE DRAWING

★ 100-PIN PLASTIC QFP (14x20)



detail of lead end

**NOTE**

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS                            |
|------|--|
| A    | 23.6±0.4                               |
| B    | 20.0±0.2                               |
| C    | 14.0±0.2                               |
| D    | 17.6±0.4                               |
| F    | 0.8                                    |
| G    | 0.6                                    |
| H    | 0.30±0.10                              |
| I    | 0.15                                   |
| J    | 0.65 (T.P.)                            |
| K    | 1.8±0.2                                |
| L    | 0.8±0.2                                |
| M    | 0.15 <sup>+0.10</sup> <sub>-0.05</sub> |
| N    | 0.10                                   |
| P    | 2.7±0.1                                |
| Q    | 0.1±0.1                                |
| R    | 5°±5°                                  |
| S    | 3.0 MAX.                               |

P100GF-65-3BA1-4

★ 9. RECOMMENDED SOLDERING CONDITIONS

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, consult NEC.

**Table 9-1. Soldering Conditions for Surface-Mount Type**

μPD178F098GF-3BA: 100-pin plastic QFP (14 × 20)

| Soldering Method | Soldering Conditions  | Recommended Conditions Symbol |
|------------------|---|-------------------------------|
| Infrared reflow  | Package peak temperature: 235°C, Time: 30 sec max. (210°C min.),<br>Number of times: 3 max.   | IR35-00-3                     |
| VPS              | Package peak temperature: 215°C, Time: 40 sec max. (200°C min.),<br>Number of times: 3 max.   | VP15-00-3                     |
| Wave soldering   | Solder bath temperature: 260°C max., Time: 10 sec max.,<br>Number of times: 1, Preheating temperature: 120°C max.,<br>(Package surface temperature) | WS60-00-1                     |
| Partial heating  | Pin temperature: 300°C max., Time: 3 sec max (per device side)  | —                             |

**Caution Do not use two or more soldering methods in combination (except partial heating).**

## ★ APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for development of systems using the μPD178078 and 178098 subseries.

**Language processor software**

|                                   |   |
|-----------------------------------|---|
| RA78K/0 <sup>Notes 1, 2, 3</sup>  | Assembler package common to 78K/0 series                    |
| CC78K/0 <sup>Notes 1, 2, 3</sup>  | C compiler package common to 78K/0 series                   |
| DF178098 <sup>Notes 1, 2, 3</sup> | Device file for μPD178078 subseries and μPD178098 subseries |
| CC78K0-L <sup>Notes 1, 2, 3</sup> | C compiler library source file common to 78K/0 series       |

**Flash memory writing tools**

|  |                            |
|--|----------------------------|
| Fashpro III<br>(Part number:<br>FL-PR3 <sup>Note 4</sup> , PG-FL3) | Dedicated flash programmer |
| FA-100GF-3BA <sup>Note 4</sup>                                     | Flash programmer adapter   |

**Debugging tools**• **When in-circuit emulator IE-78K0-NS is used**

|                                   |  |
|-----------------------------------|--|
| IE-78K0-NS                        | In-circuit emulator common to 78K/0 series   |
| IE-70000-MC-PS-B                  | Power supply unit for IE-78K0-NS   |
| IE-78K0-NS-PA                     | Performance board for enhancing and expanding the IE-78K0-NS function  |
| IE-70000-98-IF-C                  | Interface adapter necessary when PC-9800 series (except notebook type) is used as host machine (C bus supported) |
| IE-70000-CD-IF-A                  | PC card and interface cable necessary when a notebook-type PC is used as host machine (PCMCIA socket supported)  |
| IE-70000-PC-IF-C                  | Interface adapter necessary when a IBM PC/AT™ compatible machine is used as host machine (ISA bus supported)     |
| IE-70000-PCI-IF                   | Interface adapter necessary when a PC with a PCI bus is used as host machine                                     |
| IE-178098-NS-EM1                  | Emulation board to emulate μPD178078 and 178098 subseries  |
| NP-100GF <sup>Note 4</sup>        | Emulation probe for 100-pin plastic QFP (GF-3BA type)  |
| EV-9200GF-100                     | Socket mounted on board of target system created for 100-pin plastic QFP (GF-3BA type)                           |
| SM78K0 <sup>Notes 1, 2</sup>      | System simulator common to 78K/0 series  |
| ID78K0-NS <sup>Notes 1, 2</sup>   | Integrated debugger common to 78K/0 series   |
| DF178098 <sup>Notes 1, 2, 3</sup> | Device file for μPD178078 subseries and μPD178098 subseries  |

- Notes**
1. PC-9800 series (Japanese Windows™) based
  2. IBM PC/AT compatible machine (Japanese/English windows) based
  3. HP9000 series 700™ (HP-UX™) based, SPARCstation™ (SunOS™, Solaris™) based, NEWS™ (NEWS-OS™) based
  4. Products of Naito Densai Machida Mfg. Co., Ltd. (Tel: 044-822-3813).

**Remark** Use the RA78K0, CC78K0, and SM78K0 in combination with the DF178098.

• When in-circuit emulator IE-78001-R-A is used

|                                   |  |
|-----------------------------------|--|
| IE-78001-R-A                      | In-circuit emulator common to 78K/0 series   |
| IE-70000-98-IF-C                  | Interface adapter necessary when PC-9800 series (except notebook type) is used as host machine (C bus supported) |
| IE-70000-PC-IF-C                  | Interface adapter necessary when IBM PC/AT compatible machine is used as host machine (ISA bus supported)        |
| IE-70000-PCI-IF                   | Interface adapter necessary when a PC with a PCI bus is used as host machine                                     |
| IE-78000-R-SV3                    | Interface adapter and cable necessary when EWS is used as host machine   |
| IE-178098-NS-EM1                  | Emulation board to emulate μPD178078 and 178098 subseries  |
| IE-78K0-R-EX1                     | Emulation probe conversion board necessary when using IE-178098-NS-EM1 on IE-78001-R-A                           |
| EP-78064GF-R                      | Emulation probe for 100-pin plastic QFP (GF-3BA type)  |
| EV-9200GF-100                     | Socket mounted on board of target system created for 100-pin plastic QFP (GF-3BA type)                           |
| SM78K0 <sup>Notes 1, 2</sup>      | System simulator common to 78K/0 series  |
| ID78K0 <sup>Notes 1, 2</sup>      | Integrated debugger common to 78K/0 series   |
| DF178098 <sup>Notes 1, 2, 3</sup> | Device file for μPD178078 subseries and μPD178098 subseries  |

Real-time OS

|                                 |                               |
|---------------------------------|-------------------------------|
| RX78K0 <sup>Notes 1, 2, 3</sup> | Real-time OS for 78K/0 series |
| MX78K0 <sup>Notes 1, 2, 3</sup> | OS for 78K/0 series           |

- Notes**
1. PC-9800 series (Japanese Windows) based
  2. IBM PC/AT compatible machine (Japanese/English windows) based
  3. HP9000 series 700 (HP-UX) based, SPARCstation (SunOS, Solaris) based, NEWS (NEWS-OS) based

**Remark** Use the SM78K0 in combination with the DF178098.

★ APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Device Documents

| Title  |            | Document No. |               |
|--|------------|--------------|---------------|
|  |            | Japanese     | English       |
| μPD178076, 178078, 178096, 178098 Data Sheet             |            | U12885J      | U12885E       |
| μPD178F098 Data Sheet                                    |            | U12920J      | This document |
| μPD178078, 178098 Subseries User's Manual                |            | U12790J      | U12790E       |
| 78K/0 Series User's Manual - Instruction                 |            | U12326J      | U12326E       |
| 78K/0 Series Application Note                            | Basics (I) | U12704J      | U12704E       |
| 78K/0, 78K/0S Series Flash Memory Write Application Note |            | U14458J      | U14458E       |

Development Tool Documents (User's Manual)

| Title                                       |   | Document No. |                |
|---|---|--------------|----------------|
|   |   | Japanese     | English        |
| RA78K0 Assembler Package                    | Operation   | U11802J      | U11802E        |
|   | Assembly Language                                 | U11801J      | U11801E        |
|   | Structured Assembly Language                      | U11789J      | U11789E        |
| CC78K0 C Compiler                           | Operation   | U11517J      | U11517E        |
|   | Language  | U11518J      | U11518E        |
| IE-78001-R-A                                |   | U14142J      | To be prepared |
| IE-78K0-NS                                  |   | U13731J      | U13731E        |
| IE-178098-NS-EM1                            |   | U14013J      | U14013E        |
| EP-78064                                    |   | EEU-934      | EEU-1469       |
| SM78K0 System Simulator Windows Based       | Reference   | U10181J      | U10181E        |
| SM78K Series System Simulator               | External Parts User Open Interface Specifications | U10092J      | U10092E        |
| ID78K0 Integrated Debugger EWS Based        | Reference   | U11151J      | —              |
| ID78K0 Integrated Debugger PC Based         | Reference   | U11539J      | U11539E        |
| ID78K0 Integrated Debugger Windows Based    | Guide   | U11649J      | U11649E        |
| ID78K0-NS Integrated Debugger Windows Based | Reference   | U12900J      | U12900E        |
|   | Operation   | U14379J      | To be prepared |

**Caution** The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.



**Related Documents for Embedded Software (User's Manual)**

| Title                     |              | Document No. |         |
|---------------------------|--------------|--------------|---------|
|                           |              | Japanese     | English |
| 78K/0 Series Real-time OS | Fundamental  | U11537J      | U11537E |
|                           | Installation | U11536J      | U11536E |
| 78K/0 Series OS MX78K0    | Fundamental  | U12257J      | U12257E |

**Other Documents**

| Title  | Document No. |         |
|--|--------------|---------|
|  | Japanese     | English |
| SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)                         | X13769X      |         |
| Semiconductor Device Mounting Technology Manual                                    | C10535J      | C10535E |
| Quality Guides on NEC Semiconductor Devices  | C11531J      | C11531E |
| NEC Semiconductor Device Reliability and Quality Control                           | C10983J      | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892J      | C11892E |
| Semiconductor Device Quality/Reliability Handbook                                  | C12769J      | —       |
| Microcomputer Product Series Guide   | U11416J      | —       |

**Caution** The contents of the above documents are subject to change without notice. Ensure that the latest versions are used in design work, etc.

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**IEBus is a trademark of NEC Corporation.**

**Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.**

**PC/AT is a trademark of IBM Corporation.**

**HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.**

**SPARCstation is a trademark of SPARC International, Inc.**

**Solaris and SunOS are trademarks of Sun Microsystems, Inc.**

**NEWS and NEWS-OS are trademarks of Sony Corporation.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### **NEC Electronics Inc. (U.S.)**

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782  
Fax: 408-588-6130  
800-729-9288

### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany  
Tel: 0211-65 03 02  
Fax: 0211-65 03 490

### **NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
Tel: 01908-691-133  
Fax: 01908-670-290

### **NEC Electronics Italiana s.r.l.**

Milano, Italy  
Tel: 02-66 75 41  
Fax: 02-66 75 42 99

### **NEC Electronics (Germany) GmbH**

Benelux Office  
Eindhoven, The Netherlands  
Tel: 040-2445845  
Fax: 040-2444580

### **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France  
Tel: 01-30-67 58 00  
Fax: 01-30-67 58 99

### **NEC Electronics (France) S.A.**

Spain Office  
Madrid, Spain  
Tel: 91-504-2787  
Fax: 91-504-2860

### **NEC Electronics (Germany) GmbH**

Scandinavia Office  
Taeby, Sweden  
Tel: 08-63 80 820  
Fax: 08-63 80 388

### **NEC Electronics Hong Kong Ltd.**

Hong Kong  
Tel: 2886-9318  
Fax: 2886-9022/9044

### **NEC Electronics Hong Kong Ltd.**

Seoul Branch  
Seoul, Korea  
Tel: 02-528-0303  
Fax: 02-528-4411

### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130  
Tel: 65-253-8311  
Fax: 65-250-3583

### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
Tel: 02-2719-2377  
Fax: 02-2719-5951

### **NEC do Brasil S.A.**

Electron Devices Division  
Rodovia Presidente Dutra, Km 214  
07210-902-Guarulhos-SP Brasil  
Tel: 55-11-6465-6810  
Fax: 55-11-6465-6829

J99.1

- **The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
  - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
  - (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).