

# MOS INTEGRATED CIRCUIT $\mu$ PD75312(A), 75316(A)

## 4-BIT SINGLE-CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD75316(A) is one of the 75X Series 4-bit single-chip microcomputer having a built-in LCD controller/driver, and has a data processing capability comparable to that of an 8-bit microcomputer.

In addition to high-speed operation with 0.95  $\mu$ s minimum instruction execution time for the CPU, the  $\mu$ PD75316(A) can also process data in 1-, 4-, and 8-bit units. Therefore, as a 4-bit single-chip microcomputer chip having a built-in LCD panel controller/driver, its data processing capability is the highest in its class in the world.

Detailed functions are described in the following user's manual. Be sure to read it for designing. μPD75308 User's Manual: IEM-5016

#### **FEATURES**

- Higher reliability than μPD75316
- · Internal memory
  - Program memory (ROM)
    - :  $16256 \times 8 \text{ bits } (\mu PD75316(A))$
    - :  $12160 \times 8$  bits ( $\mu$ PD75312(A))
  - Data memory
    - :  $512 \times 4$  bits
- Capable of high-speed operation and variable instruction execution time to power save
  - 0.95  $\mu$ s, 1.91  $\mu$ s, 15.3  $\mu$ s (operating at 4.19 MHz)
  - 122 μs (operating at 32.768 kHz)
- 75X architecture comparable to that for an 8-bit microcomputer is employed
- Built-in programmable LCD controller/driver
- $\bullet$  Clock operation at reduced power dissipation: 5  $\mu\text{A}$  TYP. (operating at 3 V)
- Enhanced timer function (3 channels)
- Interrupt functions especially enhanced for applications, such as remote control receiver
- Pull-up resistors can be provided for 31 I/O lines
- · Built-in NEC standard serial bus interface (SBI)
- Upgraded model of μPD7514 (μPD7500 Series)
- PROM version (μPD75P316, μPD75P316A) available

#### **APPLICATIONS**

Suitable for controlling automotive and transportation equipment.

The  $\mu$ PD75316(A) is treated as the representative model throughout this document, unless there are differences between  $\mu$ PD75312(A) and  $\mu$ PD75316(A) functions.

The information in this document is subject to change without notice.



## **ORDERING INFORMATION**

Part Number	Package	Quality Grade
μPD75312GF(A)-xxx-3B9	80-pin plastic QFP (14×20 mm)	Special
$\mu$ PD75316GF(A)-xxx-3B9	80-pin plastic QFP (14×20 mm)	Special

Remarks: xxx is ROM code number.

Please refer to "Quality Grade on NEC Semiconductor Devices" (Document Number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

# DIFFERENCE BETWEEN $\mu$ PD75316(A) and $\mu$ PD75316

Item	Product	μPD75316(A)	μPD75316	
Quality Grade		Special	Standard	
Directly Driving I	_ED	Not offered Offered		
Electrical Characteristics	Absolute Maximum Ratings	Differ in high-level output currrent and low-level output current		
Characteristics	DC Characteristics	Differ in low-level output volta	age	



# **FUNCTIONAL OUTLINE (1/2)**

ltem				Function	۱	
Number of B Instructions	asic	41	.1			
Instruction C	ycle		<ul> <li>0.95 μs, 1.91 μs, 15.3 μs (Main system clock: operating at 4.19 MHz)</li> <li>122 μs (Subsystem clock: operating at 32.768 kHz)</li> </ul>			
Internal	ROM	ROM 16256 × 8-bit ( $\mu$ PD75316(A)), 12160 × 8-bit ( $\mu$ PD75312(A))				
Memory	RAM	512 × 4	l bits			
General-Purp Registers	ose			ipulation: 8 (B, C, D, E, H, L, X, A ipulation: 4 (BC, DE, HL, XA)	)	
Accumulator		• 4-bit	accu	ulator (CY) mulator (A) mulator (XA)		
Instruction S	et	• Effici • 8-bit	ent 4 data	bit manipulation instructions -bit data manipulation instructio transfer instructions uction executing 2-/3-byte instru		
I/O Line		40	8	CMOS input pins	Pull-up by software is possible.	
			16	CMOS input/output pins	: 23	
				CMOS output pins	Also serve as segment pins	
			8	N-ch open-drain input/output	Withstand voltage: 10 V Pull-up by mask option is possible. : 8	
LCD Controll Driver	er/	(4/8 p	<ul> <li>Segment number selection: 24/28/32 segments (4/8 pins can also be used as bit ports.)</li> <li>Display mode selection: Static, 1/2 duty, 1/3 duty (1/2 bias), 1/3 duty (1/3 bias), 1/4 duty</li> <li>Dividing resistor for LCD driving can be built-in by mask option.</li> </ul>			
Supply Volta Range	ge	VDD = 2	2.7 to	6.0 V		
Timer	Timer		8-bit timer/event counter     Clock source: 4 steps     Event count is possible			
				<ul> <li>8-bit basic interval timer</li> <li>Reference time generation: 1.95 ms, 7.82 ms, 31.3 ms, 250 ms (operating at 4.19 MHz)</li> <li>Can be used as watchdog timer</li> </ul>		
				Watch timer Generates 0.5-second time int Count clock source: Main syst Watch fast forward mode (gei Buzzer output (2 kHz)	tem clock or subsystem clock (selectable)	



# **FUNCTIONAL OUTLINE (2/2)**

Item	Function
8-bit Serial Interface	Three modes: 3-line serial I/O mode 2-line serial I/O mode SBI mode
	LSB/MSB first selectable
Bit Sequential Buffer	Special bit manipulation memory: 16 bits  • Ideal for remote controller
Clock Output	Timer/event counter output (PTO0): Output of square wave at specified frequency
Function	Clock output (PCL): $\Phi$ , 524, 262, 65.5 kHz (operating at 4.19 MHz)
	Buzzer output (BUZ): 2 kHz (operating at 4.19 MHz or 32.768 kHz)
Vector Interrupt	External: 3     Internal: 3
Test Input	External: 1     Internal: 1
System Clock Oscillator Circuit	Ceramic/crystal oscillator circuit for main system clock oscillation: 4.194304 MHz     Crystal oscillator circuit for subsystem clock oscillation: 32.768 kHz
Standby	STOP/HALT mode
Package	80-pin plastic QFP (14 × 20 mm)


# **CONTENTS**

1.	PIN	CONFIGURATION (Top View)	7
2.	BLO	CK DIAGRAM	8
3.	PIN	FUNCTIONS	9
	3.1	PORT PINS	9
	3.2	NON PORT PINS	11
	3.3	PIN INPUT/OUTPUT CIRCUITS	13
	3.4	RECOMMENDED PROCESSING OF UNUSED PINS	15
	3.5	NOTES ON USING THE P00/INT4, AND RESET PINS	16
4.	MEN	MORY CONFIGURATION	16
5.	PER	PHERAL HARDWARE FUNCTIONS	20
	5.1	PORTS	20
	5.2	CLOCK GENERATOR CIRCUIT	21
	5.3	CLOCK OUTPUT CIRCUIT	22
	5.4	BASIC INTERVAL TIMER	23
	5.5	WATCH TIMER	24
	5.6	TIMER/EVENT COUNTER	25
	5.7	SERIAL INTERFACE	27
	5.8	LCD CONTROLLER/DRIVER	29
	5.9	BIT SEQUENTIAL BUFFER	31
6.	INTE	ERRUPT FUNCTIONS	31
7.	STA	NDBY FUNCTIONS	33
8.	RES	ET FUNCTION	34
9.	INS	TRUCTION SET	36
10.	SEL	ECTION OF MASK OPTION	42
11.	ELE	CTRICAL SPECIFICATIONS	43
12.	PAC	KAGE DRAWINGS	55



13. RECOMMI	ENDED SOLDERING CONDITIONS	57
APPENDIX A.	COMPARISION OF FEATURES AMONG THIS SERIES PRODUCTS	58
APPENDIX B.	DEVELOPMENT TOOLS	59
APPENDIX C.	RELATED DOCUMENTS	60

## 1. PIN CONFIGURATIONTop View)



 P00-P03 : Port 0
 S0-S31 : Segment Output 0-31

 P10-P13 : Port 1
 COM0-COM3 : Common Output 0-3

 P20-P23 : Port 2
 VLC0-VLC2 : LCD Power Supply 0-2

 P30-P33 : Port 3
 BIAS : LCD Power Supply Bias Control

P40 P42 + Port 4 LCDCI + LCD Clock

P40-P43 : Port 4 LCDCL : LCD Clock

P50-P53: Port 5 SYNC: LCD Synchronization

P60-P63 : Port 6 TI0 : Timer Input 0

P70-P73 : Port 7 PT00 : Programmable Timer Output 0

BP0-BP7: Bit Port BUZ: Buzzer Clock


KR0-KR7 : Key Return PCL : Programmable Clock

SCK : Serial Clock INT0, INT1, INT4: External Vectored Interrupt 0, 1, 4

SI : Serial Input INT2 : External Test Input 2

SO: Serial Output X1, X2: Main System Clock Oscillation 1, 2 SB0, SB1: Serial Bus 0,1 XT1, XT2: Subsystem Clock Oscillation 1, 2

RESET : Reset Input NC : No Connection





# 3. PIN FUNCTIONS

# 3.1 PORT PINS (1/2)

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/ Output Circuit TYPE*
P00	Input	INT4			-	B
P01	Input/ Output	SCK	4-bit input port (PORT0) Pull-up resistors can be specified in 3-bit			F-A
P02	Input/ Output	SO/SB0	units for the P01 to P03 pins by software.	×	Input	F-B
P03	Input/ Output	SI/SB1				M-C
P10		INT0	With noise elimination function			
P11	Input	INT1	4-bit input port (PORT1)	×	Input	
P12	Input	INT2	Internal pull-up resistors can be specified in 4-bit units by software.	^	mput	(B)-C
P13		TI0				
P20		PTO0				
P21		4-bit input/output port (PORT2) Internal pull-up resistors can be		Input	E-B	
P22	Output	PCL	specified in 4-bit units by software.	×	mpat	E-D
P23		BUZ				
P30		LCDCL	Programmable 4-bit input/output port			
P31	Input/	SYNC	(PORT3) This port can be specified for input/		Innut	<b>.</b>
P32	Output	_	output in bit units. Internal pull-up resistors can be	×	Input	E-B
P33		_	specified in 4-bit units by software.			
P40-43	Input/ Output	_	N-ch open-drain 4-bit input/output port (PORT4) Internal pull-up resistors can be specified in bit units. (mask option) Withstand voltage is 10 V in the opendrain mode.	0	High level (with internal pull-up resistor) or high imped- ance	М
P50-53	Input/ Output	_	N-ch open-drain 4-bit input/output port (PORT5) Internal pull-up resistors can be specified in bit units. (mask option) Withstand voltage is 10 V in the opendrain mode.	O	High level (with internal pull-up resistor) or high imped- ance	М

<sup>\*:</sup> Circles indicate Schmitt trigger inputs.




# 3.1 PORT PINS (2/2)

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/ Output Circuit TYPE*1
P60		KR0	Programmable 4-bit input/output port			
P61	Input/	KR1	(PORT6) This port can be specified for input/		la aut	(F) A
P62	Output	KR2	output in bit units. Internal pull-up resistors can be		Input	(F)-A
P63		KR3	specified in 4-bit units by software.	0		
P70		KR4		1		
P71	Input/ Output	Input/ KR5 4-bit input/output port (PORT7) Internal pull-up resistors can be		Input	(F)-A	
P72		KR6	specified in 4-bit units by software.		mput	
P73		KR7				
BP0		S24				
BP1	Outunt	S25				
BP2	Output	S26				
BP3		S27	1-bit output port (BIT PORT)			0.0
BP4	Output	S28	Shared with a segment output pin.	×	*2	G-C
BP5		S29				
BP6		S30				
BP7		S31				

- \*1: Circles indicate Schmitt trigger inputs.
- 2: For BP0-7, VLc1 indicated below are selected as the input source. However, the output level is changed depending on BP0-7 and the VLc1 external circuits.

Example: Since BP0-7 are connected to each other within the  $\mu$ PD75316(A) as shown in the diagram below, the output level of BP0-7 depends on the sizes of R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub>.





# 3.2 NON PORT PINS

Pin Name	Input/Output	Also Served As	Functor	1	When Reset	Input/ Output Circuit TYPE*1
TI0	Input	P13	Timer/event counter externa	l event pulse Input	Input	B-C
PTO0	Input/ Output	P20	Timer/event counter output		Input	E-B
PCL	Input/ Output	P22	Clock output		Input	E-B
BUZ	Input/ Output	P23	Fixed frequency output (for binning the system clock)	ouzzer or for trim-	Input	E-B
SCK	Input/ Output	P01	Serial clock input/output		Input	F-A
SO/SB0	Input/ Output	P02	Serial data output Serial bus input/output		Input	F-B
SI/SB1	Input/ Output	P03	Serial data input Serial bus input/output		Input	M-c
INT4	Input	P00	Edge detection vector interrursing and falling edge detec		Input	B
INT0		P10	Edge detection vector	Clock synchronous	Input	(B)-C
INT1	Input	P11	interrupt input (detection edge can be selected)	Asynchronous	mput	<u>Б</u> -с
INT2	Input	P12	Edge detection testable input (rising edge detection)	Asynchronous	Input	<b>B</b> -C
KR0-KR3	Input/ Output	P60-P63	Parallel falling edge detectio	n testable input	Input	F-A
KR4-KR7	Input/ Output	P70-P73	Parallel falling edge detection testable input		Input	F-A
S0-S23	Output	-	Segment signal output		*2	G-A
S24-S31	Output	BP0-7	Segment signal output		*2	G-C
COM0- COM3	Output	-	Common signal output		*2	G-B
VLC0-VLC2	ı	ı	LCD drive power Internal dividing resistor (ma	ask option)	_	_
BIAS	Output	-	Disconnect output for extern	al expanded driver	*3	_
LCDCL*4	Input/ Output	P30	Externally expanded driver of	lock output	Input	E-B
SYNC*4	Input/ Output	P31	Externally expanded driver s	ync clock output	Input	E-B
X1, X2	Input	l	To connect the crystal/ceram main system clock generator external clock, input the exteand the reverse phase of the X2.	. When inputting the ernal clock to pin X1,	_	-
XT1	Input	_	To connect the crystal oscilla clock generator. When the external clock is us	ed, pin XT1 inputs the	_	_
XT2	_	_	external clock. In this case, p open.  Pin XT1 can be used as a 1-b.			

(to be cont'd)



#### (cont'd)

Pin Name	Input/Output	Also Served As	Function	When Reset	Input/ Output Circuit TYPE*1
RESET	Input	_	System reset input	_	<b>B</b>
NC *5	_	_	No connection	_	_
V <sub>DD</sub>	_	-	Positive power supply	_	_
Vss	_	1	GND	-	_

- \*1: Circles indicate Schmitt trigger inputs.
- 2: For these display output, VLCX indicated below are selected as the input source.

S0 to S31: VLC1, COM0 to COM2: VLC2, COM3: VLC0


However, display output level varies depending on the particular display output and  $V_{\text{LCX}}$  external circuit.

- 3: Internal dividing resistor provided : Low level
  Internal dividing resistor not provided : High impedance
- 4: These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.
- 5: When sharing the printed circuit board with the  $\mu$ PD75P316 and 75P316A, the NC pin must be connected to V<sub>DD</sub>.




### 3.3 PIN INPUT/OUTPUT CIRCUITS

The following shows a simplified input/output circuit diagram for each pin of the  $\mu$ PD75316(A).









# 3.4 RECOMMENDED PROCESSING OF UNUSED PINS

**Table 3-1 Unused Pins Processing** 

Pin	Recommended Connections	
P00/INT4	Connect to Vss	
P01/SCK		
P02/SO/SB0	Connect to Vss or VDD	
P03/SI/SB1		
P10/INT0-P12/INT2		
P13/TI0	Connect to Vss	
P20/PTO0		
P21		
P22/PCL		
P23/BUZ		
P30/LCDCL		
P31/SYNC	Input : Connect to Vss or VDD	
P32	Output: Open	
P33		
P40-P43		
P50-P53		
P60/KR0-P63/KR3		
P70/KR4-P73/KR7		
S0-S23		
S24/BP0-S31/BP7	Open	
COM0-COM3		
VLC0-VLC2	Connect to Vss	
BIAS	Connect to Vss only when all of the VLC0-VLC2	
	pins are unused, otherwise, open.	
XT1	Connect to Vss or VDD	
XT2	Open	



#### 3.5 NOTES ON USING THE P00/INT4, AND RESET PINS


In addition to the functions described in Sections 3.1 and 3.2, an exclusive function for setting the test mode, in which the internal fuctions of the  $\mu$ PD75316(A) are tested, is provided to the P00/INT4 and RESET pins.

If a voltage exceeding  $V_{DD}$  is applied to either of these pins, the  $\mu$ PD75316(A) is put into test mode. Therefore, even when the  $\mu$ PD75316(A) is in normal operation, if noise exceeding the  $V_{DD}$  is input into any of these pins, the  $\mu$ PD75316(A) will enter the test mode, and this will cause problems for normal operation.


As an example, if the wiring to the P00/INT4 pin or the RESET pin is long, stray noise may be picked up and the above montioned problem may occur.

Therefore, all wiring to these pins must be made short enough to not pick up stray noise. If noise cannot be avoided, suppress the noise using a capacitor or diode as shown in the figure below.

 Connect a diode having a low V<sub>F</sub> across P00/INT4 and RESET, and V<sub>DD</sub>.



 Connect a capacitor across P00/INT4 and RESET, and VDD.



## 4. MEMORY CONFIGURATION

- Program memory (ROM) ...16256 × 8 bits (0000H-3F7FH): μPD75316(A)
   ...12160 × 8 bits (0000H-2F7FH): μPD75312(A)
  - 0000H, 0001H : Vector table to which address from which program is started is written after
  - 0002H-000BH: Vector table to which address from which program is started is written after interrupt
  - 0020H-007FH: Table area referenced by GETI instruction
- Data memory
  - Data area .... 512 × 4 bits (000H–1FFH)
  - Peripheral hardware area .... 128 × 4 bits (F80H–FFFH)

## (a) $\mu$ PD75316(A)




Fig. 4-1 Program Memory Map (1/2)






Fig. 4-1 Program Memory Map (2/2)




Fig. 4-2 Data Memory Map



# 5. PERIPHERAL HARDWARE FUNCTIONS

## 5.1 PORTS

I/O ports are classified into the following 4 kinds:

CMOS input (PORT0, 1) : 8
 CMOS input/output (PORT2, 3, 6, 7) : 16
 N-ch open-drain (PORT4, 5) : 8
 CMOS output (BP0-BP7) : 8
 Total : 40

Port Name	Function	Operation and Feature	Remarks
PORT0		Can be always read or tested regardless of opera-	Multiplexed with INT4, SCK, SO/SB0, and SI/SB1
PORT1	4-bit input	tion mode of multiplexed pin.	Multiplexed with INT0- INT2 and TI0
PORT2	Can be set in input or output mode in 4-bit units. Ports 6 and 7 are used in pairs to input/output data		Multiplexed with PTO0, PCL, and BUZ
PORT7	4 hit land 1/0	in 8-bit units.	Multiplexed with KR4-KR7
PORT3	4-bit Input/Output	Can be set in input or output mode in 1-bit units.	Multiplexed with LCDCL and SYNC
PORT6			Multiplexed with KR0-KR3
PORT4 PORT5	4-bit Input/Output (N-ch open-drain, 10 V)	Can be set in input or output mode in 4-bit units. Ports 4 and 5 are used in pairs to input/output data in 8-bit units.	Can be connected to a pull-up resistor in 1-bit units by using mask option.
BP0-BP7	1-bit output	Output data in 1-bit units. Can be used as LCD drive segment output pins S24-S31 through software.	Low drive capability For driving CMOS load




#### 5.2 CLOCK GENERATOR CIRCUIT

The operation of the clock generator circuit is determined by the processor clock control regiser (PPC) and system clock control register (SCC).

This circuit can generate two types of clocks: main system clock and subsystem clock. In addition, it can also change the instruction execution time.

- 0.95  $\mu$ s/1.91  $\mu$ s/15.3  $\mu$ s (main system clock: 4.19 MHz)
- 122  $\mu$ s (subsystem clock: 32.768 kHz)



**Remarks** 1:  $f_X = Main system clock frequency$ 

2: fxT = Subsystem clock frequency

3: PCC: Processor clock control register

4: SCC: System clock control register

5: \*: instruction execution.

6: One clock cysle ( $t_{CY}$ ) of  $\Phi$  is one machine cycle of an instruction. For  $t_{CY}$ , refer to AC characteristics in 11. ELECTRICAL SPECIFICATIONS.

Fig. 5-1 Clock Generator Block Diagram

×



### 5.3 CLOCK OUTPUT CIRCUIT

The clock output circuit outputs clock pulse from the P22/PCL pin. This clock pulse is used for the remote control output, peripheral LSIs, etc.

Clock output (PCL) : Φ, 524, 262, 65.5 kHz (operating at 4.19 MHz)
Buzzer output (BUZ) : 2 kHz (operating at 4.19 MHz or 32.768 kHz)

Fig. 5-2 shows the clock output circuit configuration.





Fig. 5-2 Clock Output Circuit Configuration

Remarks: A measures to prevent outputting narrow width pulse when selecting clock output enable/ disable is taken.

### 5.4 BASIC INTERVAL TIMER

The basic interval timer has these functions:

- Interval timer operation which generates a reference time interrupt
- Watchdog timer application which detects a program runaway
- Selects the wait time for releasing the standby mode and counts the wait time
- · Reads out the count value



Remarks: \*: Instruction execution

Fig. 5-3 Basic Interval Timer Configuration




#### 5.5 WATCH TIMER

The  $\mu$ PD75316(A) has a built-in 1-ch watch timer. The watch timer is configured as shown in Fig. 5-4.

- Sets the test flag (IRQW) with 0.5 sec interval.

  The standby mode can be released by IRQW.
- 0.5 second interval can be generated either from the main system clock or subsystem clock.
- Time interval can be advanced to 128 times faster (3.91 ms) by setting the fast mode. This is convenient for program debugging, test, etc.
- Fixed frequency (2.048 kHz) can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The frequency divider circuit can be cleared so that zero second watch start is possible.



( ) is for fx = 4.194304 MHz, fxT = 32.768 kHz.

Fig. 5-4 Watch Timer Block Diagram



## 5.6 TIMER/EVENT COUNTER

The  $\mu$ PD75316(A) has a built-in 1-ch timer/event counter. The timer/even counter has these functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTO0 pin.
- Event counter operation
- Divides the TI0 pin input in N and outputs to the PTO0 pin (frequency divider operation).
- Supplies serial shift clock to the serial interface circuit.
- Count condition read out function

 $\mu$ PD75312(A), 75316(A)

\*1: SET1: Instruction execution

2: For details, refer to Fig. 5-1.

Fig. 5-5 Timer/Event Counter Block Diagram



# 5.7 SERIAL INTERFACE

The  $\,\mu$ PD75316(A) is equipped with an 8-bit clocked serial interface that operates in the following three modes:

- Three-line serial I/O mode
- Two-line serial I/O mode
- SBI mode (serial bus interface mode)




Fig. 5-6 Serial Interface Block Diagram



#### 5.8 LCD CONTROLLER/DRIVER

The  $\mu$ PD75316(A) is provided with a display controller that generates segment and common signals and a segment driver and a common driver that can directly drive an LCD panel.

Figure 5-7 shows the LCD controller/driver configuration.

These LCD controller and drivers have the following functions:

- Generate segment and common signals by automatically reading the display data memory by means of DMΔ
- Five display modes selectable
  - ① Static
  - 2 1/2 duty (1/2 bias)
  - 3 1/3 duty (1/2 bias)
  - 4 1/3 duty (1/3 bias)
  - ⑤ 1/4 duty (1/3 bias)
- Four types of frame frequencies selectable in each display mode
- Up to 32 segment signals (S0-S31) and four common signals (COM0-COM3) can be output.
- Four segment signal output pins (S24-S27, S28-S31) can be used as an output port (BP0-BP3, BP4-BP7).
- Dividing resistor for LCD driving power source can be provided (by mask option).
  - All bias modes and LCD drive voltages can be used.
  - Current flowing to dividing resistor can be cut when display is off.
- Display data memory not used for display can be used as ordinary data memory.
- Can also operate on subsystem clock.


μPD75312(A), 75316(A)

Fig. 5-7 LCD Controller/Driver Block Diagram



#### 5.9 BIT SEQUENTIAL BUFFER .... 16 BITS

The bit sequential buffer is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially up-dated in bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.



Remarks: For the pmem.@L addressing, the specification bit is shifted according to the L register.

Fig. 5-8 Bit Sequential Buffer Format

#### 6. INTERRUPT FUNCTIONS

The  $\mu$ PD75316(A) has 6 different interrupt sources and multiple interrupt by software control is also possible. The  $\mu$ PD75316(A) is also provided with two types of test sources, of which INT2 has two types of edge detection testable inputs.

The interrupt control circuit of the  $\mu$ PD75316(A) has these functions:

- Hardware controlled vector interrupt function which can control whether or not to accept an interrupt by using the interrupt flag (IExxx) and interrupt master enable flag (IME).
- The interrupt start address can be arbitrarily set.
- Interrupt request flag (IRQxxx) test function (an interrupt generation can be confirmed by means of software).
- Standby mode release (Interrupts to be released can be selected by the interrupt enable flag).

 $\mu$ PD75312(A), 75316(A)




Fig. 6-1 Interrupt Control Block Diagram



## 7. STANDBY FUNCTIONS

The  $\mu$ PD75316(A) has two different standby modes (STOP mode and HALT mode) to reduce the power consumption while waiting for program execution.

Table 7-1 Each Status in Standby Mode

		STOP Mode	HALT Mode	
Setting Instruction		STOP instrtuction	HALT instruction	
System Clock for Setting		Can be set only when operating on the main system clock	Can be set either with the main system clock or the subsystem clock	
Operation Status	Clock Generator	Only the main system clock stops its operation.	Only the CPU clock $\Phi$ stops its operation. (oscillation continues)	
	Basic Interval Timer	No operation	Operation (Sets IRQBT at reference time interval) *	
	Serial Interface	Can operate only when the external SCK input is selected for the serial clock	Can operate *	
	Timer/Event Counter	Can operate only when the TIO pin input is selected for the count clock	Can operate *	
	Watch Timer	Can operate when fxT is selected for the count clock	Can operate	
	LCD Controller	Can operate only when fxT is selected for LCDCL	Can operate	
	External Interrupt	INT1, INT2, and INT4 can operate. Only INT0 cannot operate.		
	CPU	No operation		
Release Signal		An interrupt request signal from a hardware whose operation is enabled by the interrupt enable flag or the RESET signal input	An interrupt request signal from a hardware whose operation is enabl by the interrupt enable flag or the RESET signal input	

<sup>\*:</sup> Operation is possible only when the main system clock is operating.



## 8. RESET FUNCTION

When the  $\overline{\text{RESET}}$  signal is input, the  $\mu\text{PD75316(A)}$  is reset and each hardware is initialized as indicated in Table 8-1. Fig. 8-1 shows the reset operation timing.




Fig. 8-1 Reset Operation by RESET Input

Table 8-1 Status of Each Hardware after Reset (1/2)

Hardware		Hardware	RESET Input in Standby Mode	RESET Input during Operation	
Program Counter (PC)		ter (PC)	The contents of the lower 6 bits of address 0000H of the program memory are set to PC13-8, and the contents of address 0001H are set to PC7-0.	The contents of the lower 6 bits of address 0000H of the program memory are set to PC13-8, and the contents of address 0001H are set to PC7-0.	
§	Carry	Flag (CY)	Retained	Undefined	
	Skip Flag (SK0-2)		0	0	
	Interrupt Status Flag (IST0)		0	0	
	Bank Enable Flag (MBE)		The contents of bit 7 of address 0000H of the program memory are set to MBE.	The contents of bit 7 of address 0000H of the program memory are set to MBE.	
Stack Pointer (SP)		(SP)	Undefined	Undefined	
Data Memory (RAM)		(RAM)	Retained *	Undefined	
General-Purpose Register (X, A, H, L, D, E, B, C)		· ·	Retained Undefined		
Bank Selection Register (MBS)		n Register (MBS)	0	0	
Basic Interval Timer		Counter (BT)	Undefined	Undefined	
		Mode Register (BTM)	0	0	
Timer/Event		Counter (T0)	0	0	
Counter		Module Register (TMOD0)	FFH	FFH	
		Mode Register (TM0)	0	0	
		TOE0, TOUT F/F	0, 0	0, 0	
Watch Timer Mode Register (WM)		Mode Register (WM)	0	0	

<sup>\*:</sup> Data of address 0F8H to 0FDH of the data memory becomes undefined when a RESET signal is input.



Table 8-1 Status of Each Hardware after Reset (2/2)

	Hardware	RESET Input in Standby Mode	RESET Input during Operation
Serial	Shift Register (SIO)	Retained	Undefined
Interface	Operation Mode Register (CSIM)	0	0
	SBI Control Register (SBIC)	0	0
	Slave Address Register (SVA)	Retained	Undefined
Clock Generator, Clock Output Circuit	Processor Clock Control Register (PCC)	0	0
	System Clock Control Register (SCC)	0	0
	Clock Output Mode Register (CLOM)	0	0
LCD Controller	Display Mode Register (LCMD)	0	0
	Display Control Register (LCDC)	0	0
Interrupt Function	Interrupt Request Flag (IRQxxx)	Reset (0)	Reset (0)
	Interrupt Enable Flag (IExxx)	0	0
	Interrupt Master Enable Flag (IME)	0	0
	INT0, INT1, INT2 Mode Registers (IM0, 1, 2)	0, 0, 0	0, 0, 0
Digital Port	Output Buffer	Off	Off
	Output Latch	Clear (0)	Clear (0)
	Input/Output Mode Register (PMGA, B)	0	0
	Pull-Up Resistor Specification Register (POGA)	0	0
Bit Sequential	Buffer (BSB0-3)	Retained	Specified



### 9. INSTRUCTION SET

### (1) Operand representation and description

Describe one or more operands in the operand field of each instruction according to the operand representation and description methods of the instruction (for details, refer to RA75X Assembler Package User's Manual - Language (EEU-730)). With some instructions, only one operand should be selected from several operands. The uppercase characters, +, and – are keywords and must be described as is.

Describe an appropriate numeric value or label as immediate data.

The symbols in the register and flag symbols can be described as labels in the places of mem, fmem, pmem, and bit (for details, refer to  $\mu$ PD75308 User's Manual (IEM-5016)). However, fmem and pmem restricts the label that can be described.

Representation	Description		
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L		
rp rp1 rp2	XA, BC, DE, HL BC, DE, HL BC, DE		
rpa rpa1	HL, DE, DL 1 DE, DL		
n4 n8	4-bit immediate data or label 8-bit immediate data or label		
mem * bit	8-bit immediate data or label 2-bit immediate data or label		
fmem pmem	FB0H to FBFH,FF0H to FFFH immediate data or label FC0H to FFFH immediate data or label		
addr	μPD75312(A)	0000H-2F7FH immediate data or label	
	μPD75316(A)	0000H-3F7FH immediate data or label	
caddr 12-bit immediate data or label		ate data or label	
faddr	11-bit immediate data or label		
taddr	20H to 7FH immediate data (where bit0 = 0) or label		
PORTn IExxx MBn	PORTO to PORT7 IEBT, IECSI, IETO, IE0, IE1, IE2, IE4, IEW MB0, MB1, MB15		

<sup>\*:</sup> Only even addresses can be described as mem for 8-bit data processing.

## **NEC**

#### (2) Legend of operation field

A : A register; 4-bit accumulator
B : B register; 4-bit accumulator
C : C register; 4-bit accumulator
D : D register; 4-bit accumulator
E : E register; 4-bit accumulator
H : H register; 4-bit accumulator
L : L register; 4-bit accumulator
X : X register; 4-bit accumulator

XA : Register pair (XA); 8-bit accumulator
 BC : Register pair (BC); 8-bit accumulator
 DE : Register pair (DE); 8-bit accumulator
 HL : Register pair (HL); 8-bit accumulator

PC : Program counter SP : Stack pointer

CY : Carry flag; or bit accumulator

PSW : Program status word MBE : Memory bank enable flag

PORTn : Port n (n = 0 to 7)

IME : Interrupt mask enable flagIExxx : Interrupt enable flag

MBS : Memory bank selector register
PCC : Processor clock control register
: Delimiter of address and bit
(xx) : Contents addressed by xx

xxH : Hexadecimal data



#### (3) Symbols in addressing area field

MB = 15 (80H-FFH)  MBE = 1 : MB = MBS (MBS = 0, 1, 15)  *4 MB = 15, fmem = FB0H-FBFH,	memory ressing
*2 MB = 0  *3 MBE = 0 : MB = 0 (00H-7FH)	,
*3 MBE = 0 : MB = 0 (00H-7FH)	•
MB = 15 (80H-FFH) addr MBE = 1 : MB = MBS (MBS = 0, 1, 15) *4 MB = 15, fmem = FB0H-FBFH,	,
MBE = 1 : MB = MBS (MBS = 0, 1, 15)  *4 MB = 15, fmem = FB0H-FBFH,	ressing
*4 MB = 15, fmem = FB0H-FBFH,	
FF0H-FFFH	
*5 MB = 15, pmem = FC0H-FFFH	<b>↓</b>
*6 μPD75312(A) addr = 0000H-2F7FH	1
$\mu$ PD75316(A) addr = 0000H-3F7FH	
*7 addr = (Current PC) – 15 to (Current PC) – 1	
(Current PC) + 2 to (Current PC) + 16	
*8 $\mu$ PD75312(A) caddr = 0000H-0FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 0) or Prog	ıram
1000H-1FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 1) or men	,
2000H-2F7FH ( $PC_{13} = 1$ , $PC_{12} = 0$ ) addr	ressing
$\mu$ PD75316(A) caddr = 0000H-0FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 0) or	
1000H-1FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 1) or	
2000H-2FFFH (PC <sub>13</sub> = 1, PC <sub>12</sub> = 0) or	
3000H-3F7FH (PC <sub>13</sub> = 1, PC <sub>12</sub> = 1)	
*9 faddr = 0000H-07FFH	
*10 taddr = 0020H-007FH	

Remarks 1: MB indicates memory bank that can be accessed.

- 2: In \*2, MB = 0 regardless of MBE and MBS.
- 3: In \*4 and \*5, MB = 15 regardless of MBE and MBS.
- 4: \*6 to \*10 indicate areas that can be addressed.

#### (4) Machine cycle field

In this field, S indicates the number of machine cycles required when an instruction having a skip function skips. The value of S varies as follows:

- $\hbox{ When no instruction is skipped} \qquad \qquad S = 0 \\ \hbox{ When 1-byte or 2-byte instruction is skipped} \qquad \qquad S = 1 \\ \hbox{}$

Note: The GETI instruction is skipped in one machine cycle.

One machine cycle equals to one cycle of the CPU clock  $\Phi$ , (=tcx), and can be changed in three steps depending on the setting of the processor clock control register (PCC).



Instruc- tions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Transfer	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1 ← n4		-
		XA, #n8	2	2	XA ← n8		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp	2	2	XA ← rp		
		reg1, A	2	2	reg1 ← A		
		rp1, XA	2	2	rp1 ← XA		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp	2	2	$XA \leftrightarrow rp$		
Table Re-	MOVT	XA, @PCDE	1	3	XA ← (PC <sub>13-8</sub> +DE) <sub>ROM</sub>		
ference		XA, @PCXA	1	3	XA ← (PC <sub>13-8</sub> +XA) <sub>ROM</sub>		
Arith-	ADDS	A, #n4	1	1+S	A ← A+n4		carry
metic		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*1	carry
Opera-	ADDC	A, @HL	1	1	$A,CY\leftarrowA+(HL)+CY$	*1	
tion	SUBS	A, @HL	1	1+S	A ← A-(HL)	*1	borrow
	SUBC	A, @HL	1	1	A, CY ← A-(HL)-CY	*1	
	AND	A, #n4	2	2	A ← A ∧ n4		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
	XOR	A, #n4	2	2	$A \leftarrow A \forall n4$		
		A, @HL	1	1	$A \leftarrow A \leftrightarrow (HL)$	*1	
Accumu- lator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n\text{-}1} \leftarrow A_n$		
Manipu- lation	NOT	A	2	2	$A \leftarrow \overline{A}$		



Instruc- tions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Incre-	INCS	reg	1	1+S	reg ← reg+1		reg = 0
ment/		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL) = 0
Decre-	Ī	mem	2	2+S	(mem) ← (mem)+1	*3	(mem) = 0
ment	DECS	reg	1	1+S	reg ← reg-1		reg = FH
Compare	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4		*1(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
	-	A, reg	2	2+S	Skip if A = reg		A = reg
Carry	SET1	CY	1	1	CY ← 1		
flag	CLR1	CY	1	1	CY ← 0		
Manipu-	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
lation	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory/	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
Bit		fmem.bit	2	2	(fmem.bit) ← 1	*4	
Manipu-		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 1	*5	
lation		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 0	*5	
		@H+mem.bit	2	2	(H+mem₃-₀.bit) ← 0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2+L3-2</sub> .bit (L <sub>1-0</sub> )) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H + mem <sub>3-0</sub> .bit) = 1	*1	(@H+mem.bit) =
	SKF	mem.bit	2	2+S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2+S	Skip if (H + mem <sub>3-0</sub> .bit) = 0	*1	(@H+mem.bit) = (
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
	-	pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem3-0.bit) = 1 and clear	*1	(@H+mem.bit) =
	AND1	CY,fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	CY ← CY ∧ (H+mem₃-₀.bit)	*1	
	OR1	CY,fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY,pmem.@L	2	2	CY ← CY ∨ (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> ))	*5	
		CY,@H+mem.bit	2	2	CY ← CY ∨ (H+mem <sub>3-0</sub> .bit)	*1	
	XOR1	CY,fmem.bit	2	2	CY ← CY → (fmem.bit)	*4	
		CY,pmem.@L	2	2	CY ← CY→ (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> ))	*5	
		CY,@H+mem.bit	2	2	CY ← CY → (H+mem <sub>3-0</sub> .bit)	*1	



Instruc- tions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Branch BR		addr	_	_	PC <sub>13-0</sub> ← addr (The most suitable instruction is selectable from among BR !addr, BRCB !caddr, and BR \$addr depending on the assembler.)	*6	
		!addr	3	3	PC₁₃-0 ← addr	*6	
		\$addr	1	2	PC₁₃-0 ← addr	*7	
	BRCB	!caddr	2	2	PC13-0 ← PC13,12 + caddr11-0	*8	
Subrou- tine/ Stack	CALL	!addr	3	3	$(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, 0, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow addr, SP \leftarrow SP-4$	*6	
Control	CALLF	!faddr	2	2	$ \begin{array}{l} (\text{SP-4})(\text{SP-1})(\text{SP-2}) \leftarrow \text{PC}_{11\text{-}0} \\ (\text{SP-3}) \leftarrow \text{MBE, 0, PC}_{13}, \text{PC}_{12} \\ \text{PC}_{13\text{-}0} \leftarrow \text{00, faddr, SP} \leftarrow \text{SP-4} \end{array} $	*9	
	RET		1	3	MBE, PC <sub>13</sub> , PC <sub>12</sub> $\leftarrow$ (SP+1) <sub>3</sub> , 1, 0 PC <sub>11-0</sub> $\leftarrow$ (SP)(SP+3)(SP+2) SP $\leftarrow$ SP+4		
	RETS		1	3+S	$\begin{array}{l} \text{MBE, PC}_{13},  \text{PC}_{12} \leftarrow (\text{SP+1})_{3,1,0} \\ \text{PC}_{11\text{-}0} \leftarrow (\text{SP})(\text{SP+3})(\text{SP+2}) \\ \text{SP} \leftarrow \text{SP+4, then skip unconditionally} \end{array}$		Undefined
	RETI		1	3	$\begin{array}{l} PC_{13},PC_{12} \leftarrow (SP+1)_{1,0} \\ PC_{11\text{-}0} \leftarrow (SP)(SP+3)(SP+2) \\ PSW \leftarrow (SP+4)(SP+5),SP \leftarrow SP+6 \end{array}$		
	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow 0, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1)(SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \leftarrow (SP+1),SP \leftarrow SP+2$		
Inter-	EI		2	2	IME ← 1		
rupt		IExxx	2	2	IExxx ← 1		
Control	DI		2	2	IME ← 0		
		IExxx	2	2	IExxx ← 0		
I/O	IN	A,PORTn	2	2	$A \leftarrow PORT_n$ (n = 0-7)		
		XA,PORTn	2	2	XA ← PORTn+1,PORTn (n = 4, 6)		
	OUT	PORTn,A	2	2	$PORT_n \leftarrow A$ (n = 2-7)		
		PORTn,XA	2	2	$PORT_{n+1}, PORT_n \leftarrow XA$ (n = 4, 6)		
CPU	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
Control	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	MBn	2	2	MBS ← n (n = 0, 1, 15)		
	GETI	taddr	1	3	· Where TBR instruction, PC13-0 ← (taddr)5-0+(taddr+1)  · Where TCALL instruction, (SP-4)(SP-1)(SP-2) ← PC11-0 (SP-3) ← MBE, 0, PC13, PC12 PC13-0 ← (taddr)5-0+(taddr+1) SP ← SP-4  · Except for TBR and TCALL instructions, Instruction execution of (taddr)(taddr+1)	*10	Depends on referenced instruction

**Note:** When executing the IN/OUT instruction, MBE = 0, or MBE = 1, and MBS = 15.

**Remarks:** The TBR and TCALL instructions are the assembler pseudo-instructions for the table definition of GETI instruction.



## 10. SELECTION OF MASK OPTION

The following mask operations are available and can be specified for each pin.

Pin	Mask Option
	<ul> <li>With pull-up resistor (Specification in bit units)</li> <li>Without pull-up resistor (Specification in bit units)</li> </ul>
V <sub>LC0</sub> -V <sub>LC2</sub> , BIAS	<ul> <li>With dividing resistor for LCD drive power source (Specification in 4-bit units)</li> <li>Without dividing resistor for LCD drive power source (Specification in 4-bit units)</li> </ul>



## 11. ELECTRICAL SPECIFICATIONS

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = 25^{\circ}C)$

Parameter	Symbol	Condition	s	Ratings	Unit
Supply Voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	Vıı	Other than ports 4, 5		-0.3 to V <sub>DD</sub> +0.3	V
Input Voltage	V <sub>12</sub>	Ports 4, 5	w/pull-up resistor	-0.3 to V <sub>DD</sub> +0.3	V
			Open drain	-0.3 to +11	V
Output Voltage	Vo			-0.3 to V <sub>DD</sub> +0.3	V
High-Level Output	Іон	1 pin	Peak	-10	mA
Current			rms	-5	mA
		All pins	Peak	-30	mA
			rms	-5	mA
Low-Level Output	loL*	1 pin	Peak	10	mA
Current			rms	5	mA
		Other than ports 0, 2, 3, 5	Peak	100	mA
			rms	60	mA
		Total of ports 4, 6, 7	Peak	100	mA
			rms	50	mA
Operating Temperature	Topt		<u> </u>	-40 to +85	°C
Storage Temperature	T <sub>stg</sub>			-65 to +150	°C

<sup>\*:</sup> rms = Peak value  $x \sqrt{Duty}$ 

#### **CAPACITANCE** $(T_a = 25^{\circ}C, V_{DD} = 0 V)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	Cin	f = 1 MHz			15	рF
Output Capacitance	Соит	Pins other than thosemeasured are at 0 V			15	рF
Input/Output Capacitance	Сю				15	pF



#### MAIN SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS

 $(T_a = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V})$ 

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic *3		Oscillation frequency(fx)*1		1.0		5.0	MHz
	C1	Oscillation stabilization time*2	After VDD came to MIN. of oscillation voltage range			4	ms
Crystal *3	Oscillation frequency (fx)*1		1.0	4.19	5.0*3	MHz	
	X1 X2	Oscillation stabiliza-	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			10	ms
	C1 C2	tion time* <sup>2</sup>				30	ms
External Clock	1 1	X1 input frequency (fx)*1		1.0		5.0*3	MHz
X1 Aupt	X1 X2	X1 input high-, low-level widths (txH, txL)		100		500	ns

<sup>\*1:</sup> The oscillation frequency and X1 input frequency are indicated only to express the characteristics of the oscillator circuit.

For instruction execution time, refer to AC Characteristics.

- 2: Time required for oscillation to stabilize after V<sub>DD</sub> reaches the minimum value of the oscillation voltage range or the STOP mode has been released.
- 3: When the oscillation frequency is 4.19 MHz < fx  $\leq$  5.0 MHz, do not select PCC = 0011 as the instruction execution time: otherwise, one machine cycle is set to less than 0.95  $\mu$ s, falling short of the rated minimum value of 0.95  $\mu$ s.

#### SUBSYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS

 $(T_a = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V})$ 

Oscillator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	Crystal XT1 XT2 R	Oscillation frequency (fxt)		32	32.768	35	kHz
		Oscillation stabiliza-	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		1.0	2	S
		tion time*				10	s
External Clock	1 1	XT1 input frequency (fxT)*		32		100	kHz
XT1 XT2 Open		XT1 input high-, low-level widths (txth, txtl)		5		15	μs

<sup>\*:</sup> Time required for oscillation to stabilize after VDD reaches the minimum value of the oscillation voltage range.



**Note:** When using the oscillation circuit of the main system clock and subsystem clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines. Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as VDD.
   Do not connect the power source pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

The amplification factor of the subsystem clock oscillation circuit is designed to be low to reduce the current dissipation and therefore, the subsystem clock oscillation circuit is influenced by noise more easily than the main system clock oscillation circuit. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.



## DC CHARACTERISTICS ( $T_a = -40$ to +85°C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
High-Level Input	V <sub>IH1</sub>	Ports 2, 3		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
Voltage	V <sub>IH2</sub>	Ports 0, 1, 6, 7, RESE	T	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	Ports 4, 5	w/pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	٧
			Open-drain	0.7V <sub>DD</sub>		10	V
	V <sub>IH4</sub>	X1, X2, XT1		V <sub>DD</sub> -0.5		V <sub>DD</sub>	٧
Low-level Input	V <sub>IL1</sub>	Ports 2, 3, 4, 5		0		0.3V <sub>DD</sub>	V
Voltage	V <sub>IL2</sub>	Ports 0, 1, 6, 7, RESE	ĒT	0		0.2V <sub>DD</sub>	V
	V <sub>IL3</sub>	X1, X2, XT1		0		0.4	V
High-Level Output Voltage	V <sub>OH1</sub>	Ports 0, 2, 3, 6, 7 and BIAS	V <sub>DD</sub> = 4.5 to 6.0 V Іон = -1 mA	V <sub>DD</sub> -1.0			V
			Іон = -100 μΑ	V <sub>DD</sub> -0.5			V
	V <sub>OH2</sub>	BP0-7 (with two Іон	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ Iон = -100 $\mu$ A	V <sub>DD</sub> -2.0			V
		outputs)	Іон = -30 μΑ	V <sub>DD</sub> -1.0			V
Low-Level Output Voltage	V <sub>OL1</sub>	Ports 0, 2, 3, 4, 5, 6, 7, and 8	Ports 3, 4, and 5 V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = -15 mA		0.2	1.0	V
			V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 1.6 mA			0.4	V
			IoL = 400 μA			0.5	V
_		SB0, 1	Open-drain Pull-up resistor $\geq$ 1 k $\Omega$			0.2V <sub>DD</sub>	V
	Vol2 BP0-7 (with two lot		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ $I_{OL} = 100 \ \mu\text{A}$			1.0	V
		outputs)	IoL = 50 μA			1.0	V
High-Level Input	Ішні	VIN = VDD	Other than below			3	μΑ
Leakage Current	ILIH2		X1, X2, XT1			20	μΑ
	Ішнз	VIN = 10 V	Ports 4, 5 (open-drain)			20	μΑ
Low-Level Input	ILIL1	VIN = 0 V	Other than below			-3	μΑ
Leakage Current	I <sub>LIL2</sub>		X1, X2, XT1			-20	μΑ
High-Level Output	ILOH1	Vout = Vdd	Other than below			3	μΑ
Leakage Current	ILOH2	Vout = 10 V	Ports 4, 5 (open-drain)			20	μΑ
Low-Level Output Leakage Current	ILOL	Vout = 0 V				-3	μΑ
Internal Pull-Up Resistor	R <sub>L1</sub>	Ports 0, 1, 2, 3, 6, 7	V <sub>DD</sub> = 5.0 V±10%	15	40	80	kΩ
		(except P00) V <sub>IN</sub> = 0V	V <sub>DD</sub> = 3.0 V±10%	30		300	kΩ
	R <sub>L2</sub>	Ports 4, 5	V <sub>DD</sub> = 5.0 V±10%	15	40	70	kΩ
		$V_{OUT} = V_{DD}-2.0 \text{ V}$	$V_{DD}$ -2.0 V $V_{DD} = 3.0 \text{ V} \pm 10\%$			60	kΩ
LCD Drive Voltage	VLCD			2.5		V <sub>DD</sub>	V
LCD Step-down Resistor	RLCD			60	100	150	kΩ
LCD Output Voltage Deviation (Common) *1	Vodc	Io = ±5 μA	VLCD0 = VLCD VLCD1 = VLCD×2/3	0		±0.2	V
LCD Output Voltage Deviation (Segment)	Vods	Io = ±1 μA	$V_{LCD2} = V_{LCD} \times 1/3$ $2.7 \text{ V} \leq V_{LCD} \leq V_{DD}$	0		±0.2	V

(to be cont'd)



#### (cont'd)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply Current *2	I <sub>DD1</sub>	4.19 MHz*3 crystal oscillator C1 = C2 = 22pF  32 kHz*6 crystal oscillato	4.19 MHz*3 crystal $V_{DD} = 5 V \pm 10\%^{*4}$			2.5	8	mA
			V <sub>DD</sub> = 3 V±10°	%* <sup>5</sup>		0.35	1.2	mA
	I <sub>DD2</sub>		HALT mode	V <sub>DD</sub> = 5 V±10%		500	1500	μΑ
				V <sub>DD</sub> = 3 V±10%		150	450	μΑ
	IDD3		V <sub>DD</sub> = 3 V±10°		30	90	μΑ	
IDD4	I <sub>DD4</sub>		HALT mode	V <sub>DD</sub> = 3 V±10%		5	15	μΑ
	I <sub>DD5</sub>	XT1 = 0 V	V <sub>DD</sub> = 5 V±10°		0.5	20	μΑ	
	STOP mode	V <sub>DD</sub> = 3 V±10%			0.1	10	μΑ	
				T <sub>a</sub> = 25°C		0.1	5	μΑ


- \*1: "Voltage deviation" means the difference between the ideal segment or common output value ( $V_{LCDn}$ : n = 0, 1, 2) and output voltage.
- 2: Currents for the built-in pull-up resistor and the LCD step-down resistor are not included.
- 3: Including when the subsystem clock is operated.
- 4: When operand in the high-speed mode with the processor clock control register (PCC) set to 0011.
- 5: When operated in the low-speed mode with the PCC set to 0000.
- 6: When operated with the subsystem clock by setting the system clock control register (SCC) to 1001 to stop the main system clock operation.



AC CHARACTERISTICS	(Ta =	40 to	+85°C	V <sub>DD</sub> =	2.7 to	60 V)	
AC CHANACIENIO HOS	\ I a -	- <del>- 4</del> 0 lO	TOU C.	<b>v</b> DD —	2./ 10	0.0 07	

Parameter	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
CPU Clock Cycle Time	tcy	w/main system clock	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	0.95		64	μs
(Minimum Instruction Execution Time				3.8		64	μs
= 1 Machine Cycle)*1		w/sub-system clock		114	122	125	μs
TIO Input Frequency	f⊤ı	V <sub>DD</sub> = 4.5 to 6.0 V		0		1	MHz
				0		275	kHz
TI0 Input High-, Low-	tтıн,	V <sub>DD</sub> = 4.5 to 6.0 V		0.48			μs
Level Widths	t <sub>TIL</sub>			1.8			μs
Interrupt Input High-,	tinth,	INT0		*2			μs
Low-Level Widths	tintl	INT1, 2, 4		10			μs
		KR0-7		10			μs
RESET Low-Level Width	trsL			10			μs

- \*1: The CPU clock (Φ) cycle time is determined by the oscillation frequency of the connected oscillator, system clock control register (SCC), and processor clock control register (PCC).
  - The figure on the right is cycle time  $t_{\text{CY}}$  vs. supply voltage  $V_{\text{DD}}$  characteristics at the main system clock.
- 2: 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).





#### **SERIAL TRANSFER OPERATION**

## Two-Line and Three-Line Serial I/O Modes (SCK: internal clock output)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK Cycle Time	tkcy1	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		1600			ns
				3800			ns
SCK High-, Low-Level	SCK High-, Low-Level tkl1		V <sub>DD</sub> = 4.5 to 6.0 V				ns
Widths	tкн1			tксү1/2-150			ns
SI Set-Up Time (vs. SCK ↑)	tsıĸı			150			ns
SI Hold Time (vs. SCK ↑)	tksi1			400			ns
$\overline{SCK} \downarrow \to SO \ Output$	tkso1	$R_L = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V			250	ns
Delay Time		$C_L = 100 \text{ pF*}$				1000	ns

## TWO-LINE AND THREE-LINE SERIAL I/O MODES (SCK: external clock input)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
SCK Cycle Time	tkcy2	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		800			ns
				3200			ns
SCK High-, Low-Level tkl2 Widths		V <sub>DD</sub> = 4.5 to 6.0 V		400			ns
							ns
SI Set-Up Time (vs. SCK 1)	tsık2			100			ns
SI Hold Time (vs. SCK ↑)	tksi2			400			ns
$\overline{SCK} \downarrow \to SO \ Output$	tkso2	$R_L = 1 \text{ k}\Omega$ , $C_L = 100 \text{ pF*}$	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			300	ns
Delay Time						1000	ns

<sup>\*:</sup>  $R_{L}$  and  $C_{L}$  are load resistance and load capacitance of the SO output line.



## SBI MODE (SCK: internal clock output (master))


Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	tксүз	V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
				3800			ns
SCK High-, Low-Level	tкьз	V <sub>DD</sub> = 4.5 to 6.0 V		tксүз/2-50			ns
Widths	tкнз			tксүз/2-150			ns
SB0, <u>1 S</u> et-Up Time (vs. SCK ↑)	tsık3			150			ns
SB0, <u>1 H</u> old Time (vs. SCK ↑ )	tksi3			tксүз/2			ns
$\overline{SCK} \downarrow \to SB0$ , 1 Output	tкsоз	$R_L = 1 k\Omega$ ,	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
Delay Time		$C_L = 100 \text{ pF*}$		0		1000	ns
SCK ↑→ SB0, 1 ↓	tкsв			tксүз			ns
SB0,1 $\downarrow \rightarrow \overline{SCK}$	tsвк			tксүз			ns
SB0, 1 Low-Level Width	tsbl			tксүз			ns
SB0, 1 High-Level Width	tsвн			tксүз			ns

## SBI MODE (SCK: external clock input (slave))


Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	tKCY4	V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
				3200			ns
SCK High-, Low-Level	tKL4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		400			ns
Widths	tkH4			1600			ns
SB0, <u>1 S</u> et-Up Time (vs. SCK ↑)	tsık4			100			ns
SB0, <u>1 H</u> old Time (vs. SCK ↑)	tksi4			tkcy4/2			ns
$\overline{SCK} \downarrow \to SB0$ , 1 Output	tkso4	$R_L = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
Delay Time		$C_L = 100 \text{ pF*}$		0		1000	ns
$\overline{SCK} \uparrow \to SB0, 1 \downarrow$	tĸsв			<b>t</b> KCY4			ns
SB0,1 $\downarrow \rightarrow \overline{SCK} \downarrow$	tsвк			<b>t</b> KCY4			ns
SB0, 1 Low-Level Width	tsbl			<b>t</b> KCY4			ns
SB0, 1 High-Level Width	tsвн			<b>t</b> ксү4			ns


<sup>\*:</sup>  $R_L$  and  $C_L$  are load resistance and load capacitance of the SB0 and SB1 output lines.

## AC TIMING TEST POINT (excluding X1 and XT1 inputs)




## **CLOCK TIMING**






#### **TIO TIMING**






## **SERIAL TRANSFER TIMING**

## THREE-LINE SERIAL I/O MODE:




## TWO-LINE SERIAL I/O MODE:






#### **SERIAL TRANSFER TIMING**


## **BUS RELEASE SIGNAL TRANSFER:**




#### **COMMAND SIGNAL TRANSFER:**



#### **INTERRUPT INPUT TIMING:**



#### **RESET INPUT TIMING:**






# LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE ( $T_a = -40 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data Retention Supply Voltage	VDDDR		2.0		6.0	V
Data Retention Supply Current*1	IDDDR	V <sub>DDDR</sub> = 2.0 V		0.1	10	μΑ
Release Signal Set Time	<b>t</b> srel		0			μs
Oscillation Stabilization	twait	Released by RESET		2 <sup>17</sup> /fx		ms
Wait Time*2		Released by interrupt		*3		ms


- \*1: Does not include current flowing through internal pull-up resistor
  - 2: The oscillation stabilization wait time is the time during which the CPU is stopped to prevent unstable operation when oscillation is started.
- 3: Depends on the setting of the basic interval timer mode register (BTM) as follows:

ВТМ3	BTM2	BTM1	BTM0	WAIT time ( ): $fx = 4.19 \text{ MHz}$
_	0	0	0	2 <sup>20</sup> /fx (approx. 250 ms)
_	0	1	1	2 <sup>17</sup> /fx (approx. 31.3 ms)
-	1	0	1	2 <sup>15</sup> /fx (approx. 7.82 ms)
_	1	1	1	2 <sup>13</sup> /fx (approx. 1.95 ms)

#### DATA RETENTION TIMING (releasing STOP mode by RESET)




#### DATA RETENTION TIMING (standby release signal: releasing STOP mode by interrupt)



# **NEC**

## 12. PACKAGE DRAWINGS

## 80 PIN PLASTIC QFP (14×20)





NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	23.6±0.4	0.929±0.016
В	20.0±0.2	0.795+0.009
С	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
Н	0.35±0.10	0.014+0.004
ı	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	$0.006^{+0.004}_{-0.003}$
N	0.15	0.006
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

## 80-PIN CERAMIC QFP FOR ES (REFERENCE) (UNITS IN mm)





- Caution 1: The metal cap; connected with pin 33, changes to level Vss.
  - 2: The leads on the bottom surface are formed obliquely.
  - 3: The length of the leads is not specified as the cutting of the lead tips is not controlled during the manufacturing process.



#### 13. RECOMMENDED SOLDERING CONDITIONS

It is recommended that  $\mu PD75316(A)$  be soldered under the following conditions.

For details on the recommended soldering conditions, refer to Information Document "Semiconductor Devices Mounting Manual" (IEI-616).

The soldering methods and conditions are not listed here, consult NEC.

#### **Table 13-1 Soldering Conditions**

```
\mu\text{PD75312GF(A)} - xxx - 3B9: 80-pin plastic QFP (14×20 mm) \mu\text{PD75316GF(A)} - xxx - 3B9: 80-pin plastic QFP (14×20 mm)
```

Soldering Method	Soldering Conditions	Symbol for Recommended Condition
Infrared Reflow	Package peak temperature: 230°C, time: 30 seconds max. (210°C min.), number of times: 1	IR30-00-1
VPS	Package peak temperature: 215°C, time: 40 seconds max. (200°C min.), number of times: 1	VP15-00-1
Wave Soldering	Soldering bath temperature: 260°C max., time: 10 seconds max., number of times: 1, pre-heating temperature: 120°C max. (package surface temperature)	WS60-00-1
Pin Partial Heating	Pin temperature: 300°C max., time: 3 seconds max. (per side)	-

Caution: Do not use two or more soldering methods in combination (except the pin partial heating method).

#### – Notice –

A model that can be soldered under the more stringent conditions (infrared reflow peak temperature: 235°C, number of times: 2, and an extended number of days) is also available. For details, consult NEC.



## APPENDIX A. COMPARISION OF FEATURES AMONG THIS SERIES PRODUCTS

	Product	. DD75004/A)	. DD75000(A)	. DD75000/A)	. DD75040/A)	. DD75040/A)		.DD75D040	.DD75D040A	
Item		μPD75304(A)	μPD75306(A)	μPD75308(A)	μPD75312(A)	μPD75316(A)	μPD75P308	μPD75P316	μPD75P316A	
ROM Conf	iguration			Mask ROM			EPRO	PROM/One-time PROM*1		
ROM (bits)	)	000H-FFFH 4096 × 8	0000H-177FH 6016 × 8	0000H-1F7FH 8064 × 8	0000H-2F7FH 12160 × 8	0000H-3F7FH 16256 × 8	0000H-1F7FH 8064 × 8	0000H-3F7FH 16256 × 8	0000H-3F7FH 16256 × 8	
RAM (bits)	RAM (bits) 512 × 4 (bank 0, 1 : 256 × 4)						*2			
Instruc- tion Set	3-byte Branch Instruction	None	Provided							
Set	Others				Commonly	y provided				
Program C	Counter	12 bits	13	bits	14	bits	13 bits	14	bits	
Mask Optio	on		esistor for Port resistor for LC	•	oly voltage			Not offered		
V <sub>PP</sub> , PROM Programm Connection	ing Pin	None Offere				Offered	∍d			
Directly Dr	riving LED			Not offered			Offered			
	Operating Supply Voltage Range			2.7 to 6.0 V			5 V ± 5%	5 V ± 5%	2.7 to 6.0 V	
Electrical Charac- teristics	Absolute Maximum Ratings	Differ in hig	gh-level output	current and l	ow-level outpu	t current				
	DC Charac- teristics	Differ in lov	v-level output	voltage						
Quality Gr	Quality Grade Special Standa			Standard						
Package		80-pin plastic QFP (14 × 20 mm)      80-pin plastic QFP (14 × 20 mm)     80-pin plastic QFP (14 × 20 mm)     80-pin ceramic LCC w/ window      80-pin plastic QFP (14 × 20 mm)				80-pin plastic QFP (14 × 20 mm)     80-pin ceramic LCC w/ window				

<sup>\*1:</sup> For the  $\mu$ PD75P316, only the one-time PROM is provided.

<sup>2:</sup>  $1024 \times 4$  (Banks 0, 1, 2, 3, 15 :  $256 \times 4$ )

#### APPENDIX B. DEVELOPMENT TOOLS

The following development support tools are readily available to support development of systems using  $\mu$ PD75312(A) and 75316(A):

Hardware	IE-75000-R *1 IE-75001-R	In-circuit emulator for 75X series			
	IE-75000-R-EM *2	Emulation board for IE-75000-R and IE-75001-R			
	EP-75308GF-R	Emulation prove for $\mu$ PD75312GF(A) and 75316GF(A), provided with 80-pin			
	EV-9200G-80	conversion socket EV-9200G-80.			
	PG-1500	PROM programmer			
	PA-75P308GF	PROM programmer adapter solely used for $\mu$ PD75P316GF and 75P316AGF. It is connected to PG-1500.			
Software	IE Control Program	Host machine PC-9800 series (MS-DOS™ Ver.3.30 to Ver.5.00A*³)			
	PG-1500 Controller	IBM PC/AT™ (PC DOS™ Ver.3.1)			
	RA75X Relocatable Assembler				

<sup>\*1:</sup> Maintenance product

- 2: Not provided with IE-75001-R.
- 3: Ver.5.00/5.00A has a task swap function, but this function cannot be used with this function.

Remarks: For development tools from other companies, refer to 75X Series Selection Guide (IF-151).



## **APPENDIX C. RELATED DOCUMENTS**

#### **GENERAL NOTES ON CMOS DEVICES**

#### ① STATIC ELECTRICITY (ALL MOS DEVICES)

Exercise care so that MOS devices are not adversely influenced by static electricity while being handled.

The insulation of the gates of the MOS device may be destroyed by a strong static charge. Therefore, when transporting or storing the MOS device, use a conductive tray, magazine case, or conductive buffer materials, or the metal case NEC uses for packaging and shipment, and use grounding when assembling the MOS device system. Do not leave the MOS device on a plastic plate and do not touch the pins of the device.

Handle boards on which MOS devices are mounted similarly.

### **PROCESSING OF UNUSED PINS (CMOS DEVICES ONLY)**

Fix the input level of CMOS devices.

Unlike bipolar or NMOS devices, if a CMOS device is operated with nothing connected to its input pin, intermediate level input may be generated due to noise, and an inrush current may flow through the device, causing the device to malfunction. Therefore, fix the input level of the device by using a pull-down or pull-up resistor. If there is a possibility that an unused pin serves as an output pin (whose timing is not specified), each pin should be connected to VDD or GND through a resistor.

Refer to "Processing of Unused Pins" in the documents of each devices.

#### **3 STATUS BEFORE INITIALIZATION (ALL MOS DEVICES)**

The initial status of MOS devices is undefined upon power application.

Since the characteristics of an MOS device are determined by the quantity of injection at the molecular level, the initial status of the device is not controlled during the production process. The output status of pins, I/O setting, and register contents upon power application are not guaranteed. However, the items defined for reset operation and mode setting are subject to guarantee after the respective operations have been executed.

When using a device with a reset function, be sure to reset the device after power application.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for uses in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for the applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

 $Standard: \ \ Computer, Office\ equipment, Communication\ equipment, Test\ and\ Measurement\ equipment,$ 

Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems,

Anticrime system, etc.

M4 92.6

MS-DOS is a trademark of Microsoft Corporation. PC DOS and PC/AT are trademarks of IBM Corporation.