

mos integrated circuit μ **PD75P048**

4-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD75P048 is a One-Time PROM version of the μ PD75048. The μ PD75P048 is suitable for small-scale production or experimental production in system development.

Detailed functions are described in the following user's manual. Read this manual when designing your system.

μPD75048 User's Manual: IEU-1278

FEATURES

- The μ PD75048 compatible
 - The μ PD75P048 for evaluation/pre-production, while the μ PD75048 for mass-production
- 8064×8 bits of one-time programmable ROM
- 512×4 bits of RAM
- 1024×4 bits of EEPROM (Data memory area)
- Ports 0 to 3 and 6 to 8 with software-selectable pull-up resistors
- Port 9 with software-selectable pull-down resistors
- 12 N-channel open drain input/output ports (ports 4, 5, and 10)
- Low-voltage operation possible (VDD = 2.7 to 6.0 V)

ORDERING INFORMATION

Part number	Package	Quality grade	
μPD75P048CW	64-pin plastic shrink DIP (750 mil)	Standard	
μ PD75P048GC-AB8	64-pin plastic QFP ([]14 mm)	Standard	

Caution Pull-up/pull-down resistor mask options are not available.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

PIN CONFIGURATION (Top View)

• 64-pin plastic shrink DIP



• 64-pin plastic QFP



 \star

PIN IDENTIFICATION

P00-03	:	Port0
P10-13	:	Port1
P20-23	:	Port2
P30-33	:	Port3
P40-43	:	Port4
P50-53	:	Port5
P60-63	:	Port6
P70-73	:	Port7
P80-83	:	Port8
P90-93	:	Port9
P100-103	:	Port10
P110-113	:	Port11
KR0-7	:	Key Return
SCK	:	Serial Clock
SI	:	Serial Input
SO	:	Serial Output
SB0, 1	:	Serial Bus 0, 1
RESET	:	Reset Input
TI0	:	Timer Input 0
PTO0	:	Programmable Timer Output 0
BUZ	:	Buzzer Clock
PCL	:	Programmable Clock
INT0,1,4	:	External Vectored Interrupt 0, 1, 4
INT2	:	External Test Input 2
X1, 2	:	Main System Clock Oscillation 1, 2
XT1, 2	:	Subsystem Clock Oscillation 1, 2
MAR	:	Reference Integration Control
MAI	:	Integration Control
MAZ	:	Autozero Control mode
MAT	:	External Comparate Timing Input
PPO	:	Programmable Pulse Output MFT timer mode
AN0-7	:	Analog Input 0-7
AV_{REF+}	:	Analog Reference (+)
AV _{REF} -	:	Analog Reference (-)
AVDD	:	Analog VDD
AVss	:	Analog Vss
Vdd	:	Positive Power Supply
Vss	:	Ground
VPP	:	Programming Power Supply
MD0-MD3	:	Mode Selection

Remarks MFT: Multi-function timer



BLOCK DIAGRAM

CONTENTS

1.	PIN FUNCTIONS	6	
	1.1 PORT PINS 1.2 NON-PORT PINS	6 8	
	1.3 PIN INPUT/OUTPUT CIRCUITS	10	
2.	DIFFERENCES BETWEEN THE μ PD75P048 AND THE μ PD75048	13	
3.	PROM (PROGRAM MEMORY) WRITE AND VERIFY	14	
	3.1 PROM WRITE AND VERIFY OPERATION MODE	14	
	3.2 PROM WRITE PROCEDURE	15	
	3.3 PROM READ PROCEDURE	16	
4.	SCREENING OF ONE-TIME PROM MODEL	17	*
5.		18	*
6.	PERFORMANCE CURVE (REFERENCE VALUE)	32	*
7.	PACKAGE DRAWINGS	34	
8.	RECOMMENDED SOLDERING CONDITIONS	36	*
AP	PENDIX A. DEVELOPMENT TOOLS	37	*
AP	PENDIX B. RELATED DOCUMENTS	38	*

1. PIN FUNCTIONS

1.1 PORT PINS (1/2)

Pin Name	Input/ Output	Shared Pin		Function	8-Bit I/O	When Reset	I/O Circuit Type ^{Note 1}
P00	Input	INT4	4-bit in	put port (PORT0).	×	Input	B
P01	I/O	SCK	For P01	to P03, pull-up resistors can be			(F)-A
P02	I/O	SO/SB0	provide	ed by software in units of 3 bits.			(F)-В
P03	I/O	SI/SB1					M -C
P10	Input	INT0		With noise elimination function	×	Input	B-C
P11		INT1	4-bit in	put port (PORT1).			
P12		INT2	Pull-up	resistors can be provided by			
P13		TI0	softwar	re in units of 4 dits.			
P20	I/O	PTO0	4-bit I/0	4-bit I/O port (PORT2).		Input	E-B
P21		PPO	Pull-up resistors can be provided by software in units of 4 bits.				
P22		PCL					
P23		BUZ					
P30 Note 2	I/O	MD0	Progra	Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit. Pull-up resistors can be provided by software in units of 4 bits.		Input	E-B
P31 Note 2		MD1	I/O can				
P32 Note 2		MD2	softwa				
P33 Note 2		MD3					
P40 - P43 Note 2	I/O	_	N-ch open-drain 4-bit I/O port (PORT4). Can withstand 10 V. Data input/output pins for the PROM write and verity (Four low-order bits).		0	High impedance	M-A
P50 - P53 Note 2	I/O	_	N-ch oj Can wi Data in write a	pen-drain 4-bit I/O port (PORT5). thstand 10 V. put/output pins for the PROM nd verify (Four high-order bits).		High impedance	M-A

Note 1. The circle (\bigcirc) indicates the Schmitt trigger input.

2. Can directly drive LEDs.

1.1 PORT PINS (2/2)

Pin Name	Input/ Output	Shared Pin	Function	8-Bit I/O	When Reset	I/O Circuit Type ^{Note}
P60	I/O	KR0	Programmable 4-bit I/O port (PORT 6).	0	Input	Ē-A
P61		KR1	Pull-up resistors can be provided by			
P62		KR2	software in units of 4 bits.			
P63		KR3				
P70	I/O	KR4	4-bit I/O port (PORT 7).		Input	(F)-A
P71		KR5	A pull-up resistor can be provided by			
P72		KR6	software in units of 4 bits			
P73		KR7				
P80 - P83	I/O	-	4-bit I/O port (PORT 8). A pull-up resistor can be provided by software in units of 4 bits.	×	Input	E-B
P90 - P93	I/O	-	4-bit I/O port (PORT 9). A pull-up resistor can be provided by software in units of 4 bits.		Input	E-D
P100	I/O	MAR	N-ch open drain 4-bit I/O port (PORT 10).	×	High	M-A
P101		MAI	Can withstand 10 V in open-drain		impedance	
P102		MAZ	mode.			
P103		MAT				
P110	Input	AN0	4-bit input port (PORT 11).		Input	Y
P111		AN1				
P112		AN2				
P113		AN3				

Note The circle (\bigcirc) indicates the Schmitt trigger input.

*

1.2 NON-PORT PINS (1/2)

Pin Name	Input/ Output	Shared Pin		Function	When Reset	I/O Circuit Type ^{Note}
TIO	Input	P13	Input for receiving for timer/event co	g external event pulse signal punter	Input	B-C
PTO0	I/O	P20	Timer/event coun	ter output	Input	E-B
PCL	I/O	P22	Clock output		Input	E-B
BUZ	I/O	P23	Output for arbitra buzzer output or s	ry frequency output (for system clock trimming)	Input	E-B
SCK	I/O	P01	Serial clock I/O		Input	(F)-A
SO/SB0	I/O	P02	Serial data output Serial bus I/O	t	Input	(Ē-В
SI/SB1	I/O	P03	Serial data input Serial bus I/O		Input	M-C
INT4	Input	P00	Edge detection ve rising edge or fall	Edge detection vectored interrupt input (either rising edge or falling edge detection)		
INT0	Input	P10	Edge detection ve	Edge detection vectored interrupt input		B-C
INT1		P11	(detection edge selectable)			
INT2	Input	P12	Edge detection testable input (rising edge detection)		Input	B-C
KR0 - KR3	I/O	P60 - P63	Parallel falling edge detection testable input		Input	Ē-A
KR4 - KR7	I/O	P70 - P73	Parallel falling edge detection testable input		Input	Ē-A
MAR	I/O	P100	In MFT integrat- ing A/D output		High impedance	M-A
MAI	I/O	P101	converter mode	Integration signal output	High impedance	M-A
MAZ	I/O	P102		Auto-zero signal output	High impedance	M-A
MAT	I/O	P103		Comparator input	High impedance	M-A
РРО	I/O	P21	In MFT timer mode	Timer pulse output	Input	E-B
AN0 - AN3	Input	P110 - P113	For A/D	8-bit analog input	-	Y-A
AN4 - AN7	_	_	converter only			Y-A
AV _{REF+}	Input	_		Reference voltage input (AV _{DD} side)	-	Z-A
AV _{REF-}	Input	-		Reference voltage input (AVss side)	-	Z-A
AVDD	-	-		Positive power supply	-	-
AVss	-	-		GND potential	-	-

Note The circle (\bigcirc) indicates the Schmitt trigger input.

Remark MFT: Multi-Function Timer

1.2 NON-PORT PINS (2/2)

Pin Name	Input/ Output	Shared Pin	Function	When Reset	l/O Circuit Type ^{Note 1}
X1, X2	Input	_	Crystal/ceramic resonator connection for main system clock generation. When external clock signal is used, it is applied to X1, and its reverse phase signal is applied to X2.	_	_
XT1, XT2	Input	-	Crystal connection for subsystem clock generation. When external clock signal is used, it is applied to XT1, and its reverse phase signal is applied to XT2. XT1 can be used as a 1-bit input (test).	_	_
RESET	Input	-	System reset input	-	B
MD0 - MD3	I/O	P30 - P33	Operation mode selection pins during the PROM write/verify cycles.	Input	E-B
V _{PP} Note 2	_	-	Normally connected to VDD directly; +12.5 V is applied as the programming voltage during the PROM write/verify cycles.	_	-
Vdd	-	-	Positive power supply	-	-
Vss	_	-	GND potential	_	-

Note 1. The circle (\bigcirc) indicates the Schmitt trigger input.

2. The VPP should be connected to VDD directly in normal operation mode. If VPP and VDD pins are not connected, the μPD75P048 does not operate correctly.

1.3 PIN INPUT/OUTPUT CIRCUITS

The input/output circuit of each μ PD75P048 pin is shown below in a simplified manner.







2. DIFFERENCES BETWEEN THE $\mu\text{PD75P048}$ AND THE $\mu\text{PD75048}$

The μ PD75P048 is a One-Time PROM version of the μ PD75048. The μ PD75P048 has the same CPU and internal hardwares. Table 2-1 shows the differences between the μ PD75P048 and the μ PD75048. Bear in mind the differences between these two products when debugging or developing on an experimental basis your application system by using the one-time PROM model, and then mass-producing the application system by using the mask ROM model.

Details for the CPU functions and internal hardwares are available in µPD75048 User's Manual (IEU-1278).

lte	ems	μPD75P048	μPD75048	
Program Memory		One-time PROM	Mask ROM	
		 0000H to 1F7FH 8064 × 8 bits 		
Pull-up Resistors	Ports 0 to 3 and 6 to 8	Software-	selectable	
	Ports 4, 5 and 10	N/A	Mask-option	
Pull-Down Resistors	Port 9	Software-selectable		
XT1 Feedback Resistor		On-chip	Mask-option	
Pin Connection 60 - 63 (SDIP) 5 - 8 (QFP)		P33/MD3 - P30/MD0	P33 - P30	
	16 (SDIP) 25 (QFP)	Vpp	IC	
Electrical Specification		Current dissipation differs. For details, refer to Data Sheet of each model.		
Other		Circuit scale and mas Consequently, noise i radiation differ.	k layout differ. mmunity and noise	

Table 2-1 Differences between the μ PD75P048 and the μ PD75048

Note The noise immunity and noise radiation of the PROM and mask ROM models differ. To replace the PROM mode, which has been used for experimental production of your application system with the mask ROM model for mass production of the application system, be sure to perform thorough evaluation by using the CS model (not ES model) of the mask ROM model.

3. PROM (PROGRAM MEMORY) WRITE AND VERIFY

The μ PD75P048 contains 8064 bytes of PROM. The following table shows the pin functions during the write and verify cycles. Note that it is not necessary to enter an address, because the address is updated by pulsing the X1 clock pins.

Pin Name	Function
Vpp	Normally 2.7 to 6 V; 12.5 V is applied during write/verify
X1, X2	After a write/verify write, the X1 and X2 clock pins are pulsed. The inverted signal of the X1 should be input to the X2. Note that these pins are also pulsed during a read.
MD0 - MD3 (P30 - P33)	Operation mode selection pins.
P40 - P43 (lower 4 bits) P50 - P53 (higher 4 bits)	8-bit data input/output pins for write and verify
Vdd	Supply voltage. Normally 2.7 to 6 V; 6 V is applied during write/verify

Caution The μ PD75P048CW/GC do not have a UV erase window, thus the PROM contents cannot be erased with ultra-violet ray.

3.1 PROM WRITE AND VERIFY OPERATION MODE

When 6 V and 12.5 V are applied to the V_{DD} and V_{PP} pins, respectively, the PROM is placed in the write/verify mode. The operation is selected by the MD0 to MD3 pins, as shown in the table.

The other pins should be returned to Vss potential via pull-down resistors.

Operation Mode		ation	Operation Mode					
Operation Mode	MD3	MD2	MD1	MD0	Vdd	Vpp		
Clear program memory address to 0	L	Н	L	Н	+6 V	+12.5 V		
Write mode	н	н	н	L				
Verify mode	н	н	L	L				
Program inhibit	н	н	×	Н				

×: Don't care.

3.2 PROM WRITE PROCEDURE

PROMs can be written at high speed using the following procedure: (see the following figure)

- (1) Pull unused pins to Vss through resistors. Set the X1 pin low.
- (2) Supply 5 volts to the VDD and VPP pins.
- (3) Wait for 10 μ s.
- (4) Select the zero clear program memory address mode.
- (5) Supply 6 volts to the V_{DD} and 12.5 volts to the V_{PP} pins.
- (6) Select the program inhibit mode.
- (7) Write data in the 1 ms write mode.
- (8) Select the program inhibit mode.
- (9) Select the verify mode. If the data is correct, proceed to step (10). If not, repeat steps (7), (8) and (9).
- (10) Perform one additional write (duration of 1 ms \times number of writes at (7) to (9)).
- (11) Select the program inhibit mode.
- (12) Apply four pulses to the X1 pin to increment the program memory address by one.
- (13) Repeat steps (7) to (12) until the end address is reached.
- (14) Select the zero clear program memory address mode.
- (15) Return the V_{DD} and V_{PP} pins back to + 5 volts.
- (16) Turn off the power.

The following figure shows steps (2) to (12).





NEC

3.3 PROM READ PROCEDURE

The PROM contents can be read in the verify mode by using the following procedure: (see the following figure)

- (1) Pull unused pins to Vss through resistors. Set the X1 pin low.
- (2) Supply 5 volts to the V_DD and V_PP pins.
- (3) Wait for 10 μ s.
- (4) Select the clear program memory address mode.
- (5) Supply 6 volts to the V_DD and 12.5 volts to the V_PP pins.
- (6) Select the program inhibit mode.
- (7) Select the verify mode. Apply four pulses to the X1 pin. Every four clock pulses will output the data stored in one address.
- (8) Select the program inhibit mode.
- (9) Select the clear program memory address mode.
- (10) Return the V_DD and V_PP pins back to + 5 volts.
- (11) Turn off the power.

The following figure shows steps (2) to (9).



 \star

4. SCREENING OF ONE-TIME PROM MODEL

Because of their structure, the one-time PROM models (μ PD75P48CW and μ PD75P48GC-AB8) cannot be fully tested by NEC before shipment. It is therefore recommended that you implement screening to verify the PROM after necessary data have been written to it, and after the PROM has been stored at high temperature under the following conditions:

Storage Temperature	Storage Time
125 °C	24 hours

★ 5. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Parameter	Symbol	Condition	S	Ratings	Unit
Supply Voltage	Vdd			-0.3 to +7.0	V
Input Voltage	VII	Other than ports 4, 5, 10		-0.3 to VDD+0.3	V
	Vı2	Ports 4, 5, 10	w/pull-up resistor	-0.3 to VDD+0.3	V
			Open drain	-0.3 to +11	V
Output Voltage	Vo			-0.3 to VDD+0.3	V
High-Level Output	Іон	1 pin		-10	mA
Current		All pins	-30	mA	
Low-Level Output	Iol Note	Ports 0, 3, 4, 5	Peak	30	mA
Current		1 pin	rms	15	mA
		Other than ports 0, 3, 4, 5 1 pin	Peak	20	mA
			rms	5	mA
		Total of ports 0, 3 - 9, 11	Peak	170	mA
			rms	120	mA
		Total of ports 0, 2, 10	Peak	30	mA
			rms	20	mA
Operating Temperature	Topt		u	-10 to +70	°C
Storage Temperature	Tstg			-65 to +150	°C

Note rms = Peak value $x \sqrt{Duty}$

Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

EEPROM RATINGS (T_a = -10 to +70°C, V_{DD} = 2.7 to 6.0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Write Times	—		100,000	times
Data Retention Time	—		10	years

CAPACITANCE (Ta = $25^{\circ}C$, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	Cı	f = 1 MHz		15	pF	
Output Capacitance	Co	Pins other than those measured are at 0 V			15	pF
Input/Output	Сю			15	pF	

MAIN SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS

 $(T_a = -10 \text{ to } +70^{\circ}\text{C}, V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V})$

Oscillator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation frequency(f _X) ^{Note 1}	V _{DD} = oscillation voltage range	2.0		5.0 Note 3	MHz
		Oscillation stabiliza- tion time ^{Note 2}	After VDD come to MIN. value of oscillation voltage range			4	ms
Crystal	X1 X2	Oscillation frequency (fx) ^{Note 1}		2.0	4.19	5.0 Note 3	MHz
		Oscillation stabiliza- tion time ^{Note 2}	V _{DD} = 4.5 to 6.0 V			10	ms
	VDD					30	ms
External Clock	X1 X2	X1 input frequency (fx) Note 1		2.0		5.0 Note 3	MHz
		X1 input high-, low-level widths (txн, txL)		100		250	ns

- **Note 1.** Only to express the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.
 - 2. Time required for oscillation to stabilize after VDD has reached the minimum volue of the oscillation voltage range or the STOP mode has been released.
 - 3. When the oscillation frequency is 4.19 MHz < fx \leq 5.0 MHz, do not select PCC = 0011 as the instruction execution time: otherwise, one machine cycle is set to less than 0.95 μ s, falling short of the rated minimum value of 0.95 μ s.
- Caution When using the oscillation circuit of the main system clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:
 - Keep the wiring length as short as possible.
 - Do not cross the wiring over the other signal lines.
 - Do not route the wiring in the vicinity of lines through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as VDD. Do not connect the ground pattern through which a high curent flows.
 - Do not extract signals from the oscillation circuit.

SUBSYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS

 $(T_a = -10 \text{ to } +70^{\circ}C, V_{DD} = 2.7 \text{ to } 6.0 \text{ V})$

Oscillator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2	Oscillation frequency (f _{XT}) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabiliza- tion time ^{Note 2}	V _{DD} = 4.5 to 6.0 V		1.0	2	S
						10	S
External Clock	XT1 XT2	XT1 input frequency (f _{XT}) Note 1		32		100	kHz
		XT1 input high-, low-level widths (txтн, txт∟)		5		15	μs

- **Note 1.** Indicates only the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.
 - 2. Time required for oscillation to stabilize after VDD has reached the minimum value of the oscillation voltage range.

Caution When using the oscillation circuit of the subsystem clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as
 VDD. Do not connect the ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

The amplification factor of the subsystem clock oscillation circuit is designed to be low to reduce the current dissipation and therefore, the subsystem clock oscillation circuit is influenced by noise more easily than the main system clock oscillation circuit. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

DC CHARACTERISTICS (Ta = -10 to +70°C, V_{DD} = 2.7 to 6.0 V)

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
High-Level Input	VIH1	Ports 2,3,8,9,11		0.7V _{DD}		Vdd	V
Voltage	VIH2	Ports 0,1,6,7, RESET		0.8Vdd		Vdd	V
	Vih3	Ports 4,5,10	w/pull-up resistor	0.7Vdd		Vdd	V
			Open-drain	0.7Vdd		10	V
	VIH4	X1, X2, XT1, XT2		Vdd-0.5		Vdd	V
Low-level Input	VIL1	Ports 2-5, 8-11	Ports 2-5, 8-11			0.3Vdd	V
Voltage	VIL2	Ports 0, 1, 6, 7, RESE	T	0		0.2VDD	V
	VIL3	X1, X2, XT1, XT2		0		0.4	V
High-Level Output	Vон	VDD = 4.5 to 6.0V, Іон	dd = 4.5 to 6.0V, Іон = -1 mA				V
Voltage		Іон = -100 μА		Vdd-0.5			V
Low-Level Output Voltage	Vol	Ports 3,4,5	V _{DD} = 4.5 to 6.0V, Io∟ = 15mA		0.4	2.0	V
		VDD = 4.5 to 6.0V, IOL = 1.6 mA				0.4	V
		Ιοι = 400 μΑ	$IOL = 400 \ \mu A$			0.5	V
		SB0, 1	Open-drain pull-up resistor \ge 1 k Ω			0.2VDD	V
High-Level Input	Ілні	VI = VDD	Other than below			3	μA
Leakage Current	Ilih2		X1,X2,XT1			20	μA
	Ілнз	VI = 9V	Ports 4,5,10 (open-drain)			20	μΑ
Low-Level Input		$V_{I} = 0V$	Other than below			-3	μA
Leakage Current	ILIL2		X1,X2,XT1			-20	μA
High-Level Output	ILOH1	Vo = Vdd	Other than below			3	μA
Leakage Current	Iloh2	Vo = 9V	Ports 4,5,10 (open-drain)			20	μΑ
Low-Level Output Leakage Current	Ilol	Vo = 0V				-3	μΑ
Internal Pull-Up Resistor	Ru1	Ports 0,1,2,3,6,7,8	VDD = 5.0V±10%	15	40	80	kΩ
		(except P00) $V_1 = 0V$	VDD = 3.0V±10%	30		300	kΩ
	Ru2	Ports 4,5,10	$V_{DD} = 5.0V \pm 10\%$	15	40	70	kΩ
		$V_0 = V_{DD}$ -2.0 V	$V_{DD} = 3.0V \pm 10\%$	10		60	kΩ
Internal Pull-Down	RD	Port 9 VIN = VDD	$V_{DD} = 5.0V \pm 10\%$	15	40	70	kΩ
Resistor			VDD = 3.0V±10%	10		60	kΩ

Parameter	Symbol	Co	onditions		MIN.	TYP.	MAX.	Unit
Supply	Idd1	4.19MHz crystal	$V_{DD} = 5V \pm 10\%$	Note 2		5.5	17	mA
Current Note 1		oscillator	$V_{DD} = 3V \pm 10\%$	V _{DD} = 3V±10% ^{Note 3}		1.7	5.1	mA
	Idd2	C1 = C2 = 22pF	HALT mode V _{DD} = 5V±10%			900	2700	μA
				$V_{DD} = 3V \pm 10\%$		450	1400	μA
	Idd3	32.768kHz ^{Note 4} crystal oscillator	Operation mode	$V_{DD} = 3V \pm 10\%$		100	300	μΑ
	IDD4		HALT mode	$V_{\text{DD}}=3V{\pm}10\%$		35	110	μA
	Idd5	XT1 = 0V	$V_{DD} = 5V \pm 10\%$			0.5	20	μA
		STOP mode	$V_{DD} = 3V \pm 10\%$			0.3	10	μA
				$T_a=25^\circ C$			5	μA
	Idd6	32.768kHz oscillator STOP mode	VDD = 3V±10%	V _{DD} = 3V±10% Note 5		6	20	μΑ

- **Note 1.** Current flowing through internal pull-up resistor. Current flowing when EEPROM is accessed is not included.
 - 2. When μ PD75048 operates in high-speed mode with processor clock control register (PCC) set to 0011.
 - **3.** When μ PD75048 operates in low-speed mode with PCC set to 0000.
 - **4.** When the system clock control register (SCC) is set to 1001, the oscillation of the main system clock is stopped, and the subsystem clock is used.
 - 5. When STOP instruction is executed with SCC set to 0000.

Note Supply current when EEPROM is accessed is shown in EEPROM Characteristics.

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
CPU Clock Cycle Time	tcy	w/main system clock	V _{DD} = 4.5 to 6.0V	0.95		32	μs
(Minimum Instruction				3.8		32	μs
= 1 Machine Cycle) Note 1		w/subsystem clock		114	122	125	μs
TI0 Input Frequency	f⊤ı	V _{DD} = 4.5 to 6.0 V		0		1	MHz
				0		275	kHz
TI0 Input High-, Low-	tтiн,	V _{DD} = 4.5 to 6.0 V		0.48			μs
Level Widths	t _{TIL}			1.8			μs
Interrupt Input High-,	tinth,	INT0		Note 2			μs
Low-Level Widths	tintl	INT1, 2, 4		10			μs
		KR0-7		10			μs
RESET Low-Level Width	trsl			10			μs

AC CHARACTERISTICS (Ta = -10 to +70°C, V_{DD} = 2.7 to 6.0 V)

- Note 1. The CPU clock (Φ) cycle time is determined by the oscillation frequency of the connected oscillator, system clock control register (SCC), and processor clock control register (PCC). The figure on the right is cycle time tcv vs. supply voltage Vod characteristics at the main system clock.
 - 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).



SERIAL TRANSFER OPERATION

Two-Line and Three-Line Serial I/O Modes (SCK: internal clock output)

Parameter	Symbol	Co	onditi	ons	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	tkcy1	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			1600			ns
					3800			ns
SCK High-, Low-Level	tĸ∟1	V _{DD} = 4.5 to 6.0 V	DD = 4.5 to 6.0 V					ns
Widths	t кн1				tксү1/2-150			ns
SI Set-Up Time (vs. SCK ↑)	tsik1				150			ns
SI Hold Time (vs. $\overline{\text{SCK}} \uparrow$)	tksi1				400			ns
$\overline{SCK} \downarrow \rightarrow SO$ Output	tkso1	RL = 1kΩ,	Note	VDD = 4.5 to 6.0V			250	ns
Delay Time		$C_L = 100 pF$					1000	ns

TWO-LINE AND THREE-LINE SERIAL I/O MODES (SCK: external clock input)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t ксү2	VDD = 4.5 to 6.0V		800			ns
							ns
SCK High-, Low-Level	tkl2	/ _{DD} = 4.5 to 6.0V					ns
Widths	t кн2						ns
SI Set-Up Time (vs. SCK ↑)	tsik2			100			ns
SI Hold Time (vs. SCK ↑)	tksi2			400			ns
$\overline{SCK} \downarrow \rightarrow SO$ Output	tkso2	R_{L} = 1k Ω , C_{L} = 100 pF $^{\text{Note}}$	V _{DD} = 4.5 to 6.0V			300	ns
Delay Time						1000	ns

 $\label{eq:Note} \textbf{R}_{L} \text{ and } \textbf{C}_{L} \text{ are load resistance and load capacitance of the SO output line.}$

SBI MODE (SCK: internal clock output (master))

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	tксүз	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		1600			ns
				3800			ns
SCK High-, Low-Level	tкlз	VDD = 4.5 to 6.0 V		tксүз/2-50			ns
Widths	tкнз						ns
SB0, <u>1 S</u> et-Up Time (vs. SCK ↑)	tsікз						ns
SB0, <u>1 H</u> old Time (vs. SCK ↑)	t κsı3			tксүз/2			ns
$\overline{SCK} \downarrow \rightarrow SB0, 1 Output$	tкsоз	$R_{L} = 1 k \Omega, \qquad ^{Note}$	$V_{DD} = 4.5 \text{ to } 6.0 \text{V}$	0		250	ns
Delay Time		$C_L = 100 pF$		0		1000	ns
$\overline{SCK} \uparrow \rightarrow SB0, 1 \downarrow$	tкsв			tксүз			ns
$SB0,1 \downarrow \rightarrow \overline{SCK}$	tsвк			tксүз			ns
SB0, 1 Low-Level Width	tsb∟						ns
SB0, 1 High-Level Width	tsвн			tксүз			ns

SBI MODE (SCK: external clock input (slave))

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t ксү4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		800			ns
				3200			ns
SCK Ligh-, Low-Level	tĸ∟4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$		400			ns
Widths	t кн4		1600			ns	
SB0, 1 Set-Up Time (vs. SCK ↑)	tsik4		100			ns	
SB0, 1 Hold Time (vs. SCK ↑)	tksi4			tксү4/2			ns
$\overline{SCK} \downarrow \rightarrow SB0, 1 Output$	tĸso4	$R_{L} = 1 k \Omega, \qquad ^{Note}$	$V_{DD} = 4.5 \text{ to } 6.0 \text{V}$	0		300	ns
Delay Time		$C_L = 100 pF$		0		1000	ns
$\overline{SCK} \uparrow \rightarrow SB0, 1 \downarrow$	tкsв			tксү4			ns
$SB0,1 \downarrow \rightarrow \overline{SCK} \downarrow$	tsвк			tксү4			ns
SB0, 1 Low-Level Width	tsbl						ns
SB0, 1 High-Level Width	tsвн			tксү4			ns

Note R_{L} and C_{L} are load resistance and load capacitance of the SB0 and SB1 output lines.

A/D CONVERTER (Ta = -10 to +70°C, V_DD = 2.7 to 6.0V, AVss = Vss = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Absolute Accuracy Note 1		$2.5V \leq AV_{\text{REF}} \leq V_{\text{DD}}$			±1.5	LSB
Conversion Time Note 2	tconv				168/fx	μs
Sampling Time Note 3	t samp				44/f×	μs
Analog Input Voltage	VIAN		AV _{REF-}		$AV_{\text{REF}+}$	V
Analog Supply Voltage	AVDD		2.5		Vdd	V
Reference Input Voltage	AV _{REF+}	$2.5V \leq (AV_{ref+}) - (AV_{ref-})$	2.5		AVDD	V
Reference Input Voltage	AV _{REF-}	$2.5V \leq (AV_{ref+}) - (AV_{ref-})$	0		1.0	V
Analog Input Impedance	Ran			1000		MΩ
AVREF Current	AIREF			0.25	2.0	mA

Note 1. Absolute accuracy excluding quantization error $(\pm \frac{1}{2}LSB)$

2. Time since execution of conversion start instruction until end of conversion (EOC = 1) (40.1 μ s: fx = 4.19 MHz)

3. Time since execution of conversion start instruction until end of sampling (10.5 μ s: fx = 4.19 MHz)

AC TIMING TEST POINT (excluding X1 and XT1 inputs)



CLOCK TIMING





TI0 TIMING



SERIAL TRANSFER TIMING

THREE-LINE SERIAL I/O MODE:



TWO-LINE SERIAL I/O MODE:



SERIAL TRANSFER TIMING

BUS RELEASE SIGNAL TRANSFER:



COMMAND SIGNAL TRANSFER:



INTERRUPT INPUT TIMING



RESET INPUT TIMING



EEPROM CHARACTERISTICS

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Supply current for	Idd7	4.19MHz crystal oscillator	$V_{\text{DD}} = 5V + 10\% \text{ Note 2}$		6.5	20	mA
EEPROM access Note 1		C1 = C = 22pF	$V_{\text{DD}} = 3V + 10\% \text{ Note 3}$		2	6	mA

Note 1. Current flowing through the internal pull-up resistor is not included.

2. When the processor clock control register (PCC) is set to 0011 and the high-speed mode is used.

3. When PCC is set to 0000 and the low-speed mode is used.

EEPROM WRITE TIME

Select the write time of the EEPROM in accordance with the oscillation frequency of the main system clock as follows:

Oscillation Frequency of Main	Setting of EEPRO	M Control Register	Write time
System Clock (f _x)	EWTC1	EWTC0	write time
fx = 2.0 to 5.0 MHz	0	0	2 ¹² x 18/fx (17.6 ms)
fx = 2.0 to 4.2 MHz	0	1	2 ¹¹ x 18/fx (8.8 ms)
fx = 2.0 MHz	1	0	2 ¹⁰ x 18/fx

Remarks (): $f_X = 4.19 \text{ MHz}$

LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE

 $(T_a = -10 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data Retention Supply Voltage	Vdddr		2.0		6.0	V
Data Retention Supply Current Note 1	Idddr	$V_{DDDR} = 2.0 V$		0.1	10	μA
Release Signal Set Time	t srel		0			μs
Oscillation Stabilization	t wait	Released by RESET		2 ¹⁷ /fx		ms
Wait Time Note 2		Released by interrupt request		Note 3		ms

Note 1. Does not include current flowing through internal pull-up resistor

2. The oscillation stabilization wait time is the time during which the CPU is stopped to prevent unstable operation when oscillation is started.

3. Depends on the setting of the basic interval timer mode register (BTM) as follows:

BTM3	BTM2	BTM1	BTM0	WAIT time (): $f_X = 4.19 \text{ MHz}$
-	0	0	0	2 ²⁰ /fx (approx. 250 ms)
-	0	1	1	2 ¹⁷ /fx (approx. 31.3 ms)
-	1	0	1	2 ¹⁵ /fx (approx. 7.82 ms)
-	1	1	1	2 ¹³ /fx (approx. 1.95 ms)

DATA RETENTION TIMING (releasing STOP mode by RESET)



DATA RETENTION TIMING (standby release signal: releasing STOP mode by interrupt)



★ 6. PERFORMANCE CURVE (REFERENCE VALUE)



Note Does not include current flowing through EEPROM.



Note Does not include current flowing through EEPROM.

R

7. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)



NOTE

Т

വ

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

NM

 \oplus

D

ITEM	MILLIMETERS	INCHES
А	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

Μ

В

С

P64C-70-750A,C-1

64 PIN PLASTIC OFP (□14)



ΝΟΤΕ

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

		F04GC-00-AD0-2
ITEM	MILLIMETERS	INCHES
А	17.6±0.4	0.693±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
1	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
К	1.8±0.2	0.071±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	0.006 ^{+0.004} 0.003
N	0.15	0.006
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

* 8. RECOMMENDED SOLDERING CONDITIONS

It is recommended that μ PD75P048 be soldered under the following conditions. For details on the recommended soldering conditions, refer to Information Document "Semiconductor Devices Mounting Manual" (IEI-1207). For other soldering methods and conditions, consult NEC.

Table 8-1 Soldering Conditions of Surface-Mount Type

 μ PD75P048GC-AB8: 64-pin plastic QFP (\square 14 mm)

Soldering Method	Soldering Conditions	Symbol for Recommended Condition
Infrared Reflow	 Package peak temperature: 235°C, time: 30 seconds max. (210°C min.), number of times: 2 max. <caution></caution> (1) Start second reflow after device temperature (which has risen because of first reflow) has returned to room temperature. (2) Do not clean flux with water after first reflow. 	IR35-00-2
VPS	 Package peak temperature: 215°C, time: 40 seconds max. (200°C min.), number of times: 1 max. <caution></caution> (1) Start second reflow after device temperature (which has risen because of first reflow) has returned to room temperature. (2) Do not clean flux with water after first reflow. 	VP15-00-2
Pin Partial Heating	Pin temperature: 300°C max., time: 3 seconds max. (per side)	_

Caution Do not use two or more soldering methods in combination (except the pin partial heating method).

Table 8-2 Soldering Conditions of Through-Hole Type

µPD75P048CW: 64-pin plastic shrink DIP (750 mil)

Soldering Method	Soldering Conditions
Wave soldering (lead parts only)	Soldering bath temperature: 260°C max., time: 10 seconds max.,
Pin Partial Heating	Pin temperature: 260°C max., time: 10 seconds max.

Caution The wave soldering must be performed at the lead part only. Note that the soldering must not be directly contacted to the board.

★

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are readily available to support development of systems using μ PD75P048:

Hardware	IE-75000-R Note 1	In-circuit emulator for 75X series
	IE-75001-R	
	IE-75000-R-EM Note 2	Emulation board for IE-75000-R and IE-75001-R
	EP-75028CW-R	Common emulation probe commonly used with μ PD75028CW
	EP-75028GC-R	Emulation probe commonly used with μ PD75028GC, provided with
	EV-9200GC-64	EV-9200GC-64, 64-pin conversion socket
	PG-1500	PROM programmer
	PA-75P036CW	PROM programmer adapter commonly used with μ PD75P036. It is connected
		to PG-1500.
	PA-75P036GC	PROM programmer adapter commonly used with μ PD75P036GC. It is connected
		to PG-1500.
Software	IE Control Program	Host machine
	PG-1500 Controller	PC-9800 series (MS-DOS [™] Ver. 3.30 to Ver. 5.00A ^{Note 3})
	RA75X Relocatable	IBM PC/AT™ (Refer to OS for IBM PC .)
	Assembler	

Note 1. Maintenance product

- 2. Not provided with IE-75001-R.
- 3. Ver. 5.00/5.00A has a task swap function, but this function cannot be used with this software.

Remarks For development tools from other companies, refer to 75X Series Selection Guide (IF-1027).

OS for IBM PC

As OS for IBM PC, the followings are supported.

OS	Version
PC DOS™	Ver. 5.02 to Ver. 6.1
MS-DOS	Ver. 3.30 to Ver. 5.00A ^{Note 1} 5.0/V ^{Note 2}
IBM DOS™	J5.02/V Note 2

Note 1. Version later than 5.0 have a task swap function, but this function cannot be used with this software.

2. This supports English mode only.

★ APPENDIX B. RELATED DOCUMENTS

Documents related to device

Document	Document No.
User's manual	IEU-1278
Instruction list	
75X series selection guide	IF-1027

Documents related to development tools

	Document No.		
Hardware	IE-75000-R/IE-75001-R user's manual	EEU-1416	
	IE-75000-R-EM user's manual		EEU-1294
	EP-750028CW-R user's manual		EEU-1314
	EP-75028GC-R user's manual PG-1500 user's manual		EEU-1306
			EEU-1335
Software	RA75X assembler package user's manual	Operation	EEU-1346
	Language		EEU-1343
	PG-1500 controller user's manual		EEU1291

Other related documents

Document	Document No.
Package manual	IEI-1213
Semiconductor device - mounting maual	IEI-1207
NEC semiconductor device quality grade	IEI-1209
NEC semiconductor device reliabiliy quality control	_
Static electricity discharge (ESD) test	_
Semiconductor device quality guarantee guide	MEI-1202
Product guide related to microcomputer - other manufacturers	_

Note The documents listed above are subject to change without notice. Be sure to use the latest document for designing.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. [MEMO]

NEC is manufacturing and selling the products under microcomputer (with on-chip EEPROM) patent license with the BULL CP8. This product should not be used for IC cards (SMART CARD).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of Microsoft Corporation. IBM DOS, PC/AT and PC DOS are trademarks of IBM Corporation.