SYNCHRONOUS SEPARATOR WITH AFC

GENERAL DESCRIPTION

NJM2257 excutes Horizontal and Vertical synchronous signal separation, and odd/even field signal detection, from composit video signals.

Built-in 1/2 fH Killer Function circuit can make stabilization of the Horizontal signal oscillation output during the Vertical period.

FEATURES


- Operating Voltage (+4.5~+5.3V)
- Internal AFC circuit (Horizontal sync. signal.)
- Internal 1/2fH Killer Function
- AFC output Pulse Delay time is Adjustable
- Vertical synchronous pulse width is Adjustable
- Internal Field Discrlainat Function
- Package Outline DIP16, DMP16
- Bipolar Technology

APPLICATION

VTR, TV, AV components etc.

BLOCK DIAGRAM


■ PACKAGE OUTLINE





NJM22570





■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V+	+7	V
Power Dissipation	PD	(DIP16) 500	mW
		(DMP16) 350	mW
Operating Temperature Range	Topr	-20~+75	°C
Storage Temperature Range	Tstg	-40~+125	r

■ ELECTRICAL CHARACTERISTICS

(Vcc=5V, Ta=25℃)

							p- 1-0	
PARAMETER		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT:	
Quiessent Current		lQ			23.0	30.0	mA	
AFC Free Run Frequency		fон		15.54	15.74	15.94	KHz	
AFC HD pulse width		Tahwi	SW=a	3.5	4.0	4.5	μS	
Are tib puise widin		Tahw2	SW=b	2.5	4.0	5.5		
AFC HD Delet Time		TAHD		· -1.0	0.5	2.0	μS	
AFC Lock Range		Δfнг		500	700	_	Hz	
AFC Cap Charange		Δίμρ		400	600	"	Hz	
AFC Output Voltage	Н	VHAH		4.0	4.2	_	v	
Arc Output Voltage	L	VHAL		_	0	0.1		
Sync Sepa Sync. Separation Level		VHSR		-	0.16	0.18	٧	
Sync Sepa Delay Time		THCD		0.05	0.20	0.35	μS	
Come Come Outside Volume	Н	V _{НСН}		4.0	4.2	_	V	
Sync Sepa Output Voltage	L	V _{HCL}			0	0.1		
HD Output Palth Width		THPW		4.0	5.5	7.0	μS	
HD Output Delay Time		Тнро		0.35	0.6	0.8	μS	
HD Output Voltage	Н	VHnH		4.0	4.2	_	v	
no Output Voltage	L	VHIL		_	0	0.1		
V Sync Palth Width		Tvw		170	190	210	μS	
V Sync Delay Time		T _{VD}		7.0	10.0	13.0	μS	
V Sync Output Voltage	Н	TvH		4.0	4.2	-	V	
	L	VvL		_	0	0.1		
mile pick of pick miles	odd	Trop		246	256	266	μS	
Field Distinction Delay Time	even	TFED		216	226	236		
Field Distinction Output	odd	VFOR		4.0	4.2	_		
Voltage	even	V _{FER}			0	0.1	V	

■ APPLICATION CIRCUIT



■ APPLICATION NOTES

It shows the characteristics by changing of the following resistor.

- The resistance between 9 Pin and GND
 High resistance—AFC HD pulse is wide
 Low resistance—AFC HD pulse is narrow
- The resistor between 9 Pin and V⁺
 At the resistor is 100Ω. AFC HD Delay adjustment is off, and AFC HD output width is 4µs (typ.)
- The resistor between 9 Pin and GND is fandamentally 14.2 k Ω , because the purpose of this resistor is pulse width adjusts $4\mu s$
- The resistor between 10 Pin and GND
 High resistance—AFC HD Delay time gains
 Low resistance—AFC HD Delay time loses
- The resistor between 13 Pin and GND
 High resistance—Vsync pulse is wide
 Low resistance—Vsync pulse is narrow
- The resistor joind 2 Pin Please adjust the wide of following W is from 33 μ s to 37 μ s (W=-(C·R)In0.5)





Fig 1 I/O PULSE



■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUINALENT CIRCUIT
1	VIDEO-IN	Composit Video Signal Input	
2	мм-нт	HD & FD puse are Controlled by setting mono multi	2
3	HD-OUT	1/2 f _H Killer D Output	3 15k
4	VCO-OUT	VCO Output is to be given to Ceramic Oscillator	4
5	VCO-FILTER 1	Decide the Volume to be transfered shall by decided of Ceramic Oscittator. (90°late)	5

5

■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUINALENT CIRCUIT
6	VCO-FILTER 2	Decide the Volume to be transfered shall by decided of Ceramic Oscittator. (90°late)	3.3k
7	L.P.F	L.P.F. of AFC	7
8	V+	Supply Voltage	
9	VR-1	AFC-HD Output Can be adjusted by putting resistor betwee 9~GND (9 to V _{CC} no adjustment). The pulse width cam be adjusted by making changeable of resister (Adjusting mode)	9
10	VR- 2	AFC-HD Output delay adjustment by putting 10 pin resister changeabl at 9 pin adjustment mode.	12. 6k
11	GND	G raund	

■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUINALENT CIRCUIT
12	AFC, HD-OUT	AFC·HD Output	12) \$15k
13	MM-VT	Pulse Width of Vsync-OUT is adjusted by setting mono multi time constant.	13
14	Vsync-OUT	Vertical Synchronous Signal Output.	20k
15	FD-OUT discrimination	Field Distiniction Signal Output.	15) \$20k
16	Csync-OUT	Synchronous Separation Output	16 \$ 15k

PIN FUNCTION

PIN NO	FUNCTION BLOCK	OPERATIONAL DESCRIPTION	NDTE
① Pin	Signal Input	Video Signal input	Sync tip clump
② Pin	HD pulse control	HD pulse and FD pulse control by time constant of CR	
③ Pin	HD pulse output	1/2 f _H killer HD pulse output	In a period of vertical synchronizing, a f_H is converted to f_H
4 Pin5 Pin6 Pin	AFC Oscillation	Oscillation of 503KHz by a ceramic oscillator, and divided by 32 to get down to 15.74KHz	
① Pin	AFC control	Lag Lead filter for phase detection	
® Pin	V _{CC}	V _{CC}	
Pin	AFC HD output Switch (AFC HD pulse width adjustment)	The case that R is connected between 9pin and V _{CC} Fixed output The case that R is connected between 9pin and GNDAdjustable AFC HD Delay Mode	high Resistance → Wide pulse width Low Resistance → Narrow pulse widh
(1) Pin	AFC HD Delay adjustment	The case that R is connected between 9pin and GND···Adjustable AFC HD Delay output	High REsistance → Low Resistance →
① Pin	GND _.	GND	
② Pin	AFC HD output .	AFC HD pulse output	Positive polarity
① Pin	VD pulse width adjustment	VD pulse widh control by time constant of CR	
14 Pin	VD output	Vertical synchronizing signal output	Positive polarity
(Pin	FD output	Field discriminating signal output	odd field → High Output even field → Low Output
16 Pin	C Sync. output	Composite Sync Signal output	Positive polarity

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.