16-BIT SERIAL TO PARALLEL CONVERTER

GENERAL DESCRIPTION

The NJU3716 is a 16-bit serial to parallel converter especially apply to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3716 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

Furthermore, the NJU3716 output the serial data from SO terminal through the shift register, therefore output bit number can increase by cascade connection.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.


0.5V typ

5V±10%

25mA

5MHz or more

■ PACKAGE OUTLINE




NJU3716L

NJU3716M


FEATURES

- 16-Bit Serial In Parallel Out
- Cascade Connection
- Hysteresis Input
- Operating Voltage
- Operating Frequency
- Output Current
- C-MOS Technology
- Package Outline SDIP/DMP 24

PIN CONFIGURATION



BLOCK DIAGRAM





TERMINAL DESCRIPTION

NO.	SYMBOL.	FUNCTION	NO.	SYMBOL	FUNCTION				
1	. P7		13	DATA	Serial Data Input Terminal				
2	P8		14	CLK	Clock Signal Input Terminal				
3	P9	Parallel Converts	15	STB	Strove Signal Input Terminal				
4	P10	Data Output Terminals	16	CLR	Clear Signal Input Terminal				
	P11		17	P1	Parallel Converts				
5					Data Output Terminals				
6	Vss	GND	18	Vss	GND				
7	P12	Parallel Converts Data Output Terminals	19	P2					
8	P13		20	P3	Parallel Converts Data Output Terminals				
9	P14		21	P4					
10	P15		22	P5					
11	P16		23	P6					
12	SO	Serial Data Output Terminal	24	V _{DD}	Power Supply Terminal				

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.

When the STB terminal change to "L" level, the data in the shift register transfer to the latch. Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

(3) Cascade Connection


The serial data input from DATA terminal output from the SO terminal through internal shift register unrelated the $\overline{\text{CLR}}$ and $\overline{\text{STB}}$ status.

Furthermore, the 4 input terminals have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION
Х	х	L	All latch are reset (the data in the shift register is no change). All of Parallel convert output are "L".
<u></u>	Н	Н	The serial data input from DATA terminal input to the shift register. In this stage, the data in the latch is no change.
L H		Н	The data in the shift register transfer to the latch. And the data in the latch output from parallel output.
\int	_		The CLK input in the STB="L" and CLR="H" state, the data shift in the shift register and latched data also change in accordance with the shift register.

Note) X: Don't care

TIMING CHART



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

			· · · · · · · · · · · · · · · · · · ·
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	V _{DD}	- 0.5 ~ + 7.0	V
Input Voltage Range	Vı	Vss-0.5 ~ VDD+0.5	٧
Output Voltage Range	Vo	Vss-0.5 ~ VDD+0.5	V
Output Current	· lo	±25	mA
Power Dissipation	P₀	700 (SDIP) 500 (DMP)	Wim
Operating Temperature Range	Topr	−25 ~ +85	°C
Storage Temperature Range	Tstg	−65 ~ +150	°C



DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim5.5V, V_{SS}=0V, Ta=25^{\circ}C)$

PARAMETER		SYMBOL	CONDITION		MIN	TYP	MAX	UNIT
Operating Curre	nt	DDs	ViH=VDD, ViL=Vss				0.1	mA
Output Voltage	High-Level	Vон	1он=-0.4mA	SO Terminal	4.0		Voo	٧
	Low-Level	Vol	oL=+3.2mA		Vss		0.4	
	High-Level	ViH			0.7Vpp		Voo	٧
Input Voltage	Low-Level	VIL			Vss		0.3Vpp	
Input Leakage Current		lu i	V:=0~VDD		-10		10	μA
High-Level Output Voltage			он=−25mA		Vpp-1.5		VDD	
		Vонр	он=−15mА		Vpp-1.0		VDD	٧
			он=-10mA	P1∼P16 Terminals (Note 1)	Vpp-0.5		Vod	
Low-Level Output Voltage			loL=+25mA		Vss		1.5	٧
		Vold	10L=+15mA		Vss		0.8	
			lo∟=+10mA		Vas		0.4	
Output Short Current		los	Vo=7V, V:=0V	SO Terminal			10	mA
			Vo=0V, V:=7V	(Note 2)			-10	
		rrent	Vo=7V, V:=0V	P1~P16			20	mA
			Vo=0V, V1=7V	Terminals (Note 2)			-20	

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2) Vpp=7V, Vss=0V, 1 second per pin.

■ SWITCHING CHARACTERISTICS


 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, T_{a}=-20\sim75^{\circ}C)$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	tsp	DATA - CLK	20			ns
Hold Time	tho	CLK - DATA	20			ns
Set-Up Time	tssтв	STB - CLK	30			ns
Hold Time	tнятв	CLK - STB	30			ns
	tod 0	CLK - SO			70	ns
O	tod PCK	CLK - P1~P16			100	ns
Output Delay Time	tod PSTB	STB - P1∼P16			80	ns
	tod PCLR	CLR - P1~P16			80	ns
Max. Operating Frequency	fmax		5			MHz

*) Cour=50pF




■ SWITCHING CHARACTERISTICS TEST WAVEFORM






APPLICATION CIRCUIT (1)



■ APPLICATION CIRCUIT (2) (Combined with NJU3711)



NJU3716

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.