## 16-CHARACTER 3-LINE DOT MATRIX LCD CONTROLLER DRIVER

## ■ GENERAL DESCRIPTION

The NJU6637 is a 1Chip Dot Matrix LCD controller driver for up to 16-character 3-line display.
It contains microprocessor Interface circuits, Instruction decoder controller, character generator ROM/RAM and common and segment drivers.
The bleeder resistance generates for LCD Bias voltage Internally.
The CR oscillator Incorporates $C$ and $R$, therefore no external components for oscillation are required.
The microprocessor Interface circuits which operate 1 MHz frequency, can be connected directly to serial I/F microprocessor.
The character generator consists of 10,200 bits ROM and $8 \times 5$ bits RAM. The standard version ROM is coded with 255 characters including capital and small letter fonts.
The 24-common and 80-segment drive up to 16-character 3-line LCD panel which divided two common electrode blocks.
The rectangle outlook is very applicable to COG.

## PACKAGE OUTLINE



NJU6637CH

## FEATURES

- 16-character 3-line Dot Matrix LCD Controller Driver
- Serial Direct Interface with Microprocessor
- Display Data RAM :48 x 8 bits : Maximum 16-character 3line Display
- Character Generator ROM :10,200 bits ; 255 characters for $5 \times 8$ dots
- Character Generator RAM :8×5 bits; 1 Patterns ( $5 \times 8$ dots)
- Microprocessor direst accessing to Display Data RAM and Character Generator RAM
- High Voltage LCD Driver :24-common / 80-segment
- Duty Ratio :1/24 Duty
- Maximum Display Characters :48 Characters
- Common Driver Order Assignment by mask option

| Version | COM1 to COM24 (PAD Name) |
| :---: | :--- |
| NJU6637A | COM1 to COM24 |
| NJU6637B | COM24 to COM1 |

- Useful Instruction Set

Clear Display, Returns Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift.

- Power On Reset / Hardware Reset Function
- Oscillation Circuit on chip
- Bleeder Resistance on chip
- Low Power Consumption
- Operating Voltage --- +3V
- Package Outline --- Bumped Chip
- C-MOS Technology


## PAD LOCATION






Alignment Mark size


DUMMY1
DUMMY32


- PAD COORDINATES

| PAD No. | PAD Name |  | $\mathrm{X}=\mu \mathrm{m}$ | $\mathrm{Y}=\mu \mathrm{m}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | SEL=H | SEL=L |  |  |
| 1 | DMY1 | DMY1 | -2599 | -690 |
| 2 | DMY2 | DMY2 | -2520 | -690 |
| 3 | DMY3 | DMY3 | -2460 | -690 |
| 4 | DMY4 | DMY4 | -2400 | -690 |
| 5 | DMY5 | DMY5 | -2340 | -690 |
| 6 | DMY6 | DMY6 | -2280 | -690 |
| 7 | DMY7 | DMY7 | -2220 | -690 |
| 8 | DMY8 | DMY8 | -2160 | -690 |
| 9 | DMY9 | DMY9 | -2100 | -690 |
| 10 | DMY10 | DMY10 | -2040 | -690 |
| 11 | OSC1 | OSC1 | -1860 | -690 |
| 12 | OSC2 | OSC2 | -1620 | -690 |
| 13 | V5 | V5 | -1440 | -690 |
| 14 | V5 | V5 | -1380 | -690 |
| 15 | V5 | V5 | -1320 | -690 |
| 16 | VSS | VSS | -1080 | -690 |
| 17 | VSS | VSS | -1020 | -690 |
| 18 | VSS | VSS | -960 | -690 |
| 19 | VDD | VDD | -900 | -690 |
| 20 | VDD | VDD | -840 | -690 |
| 21 | VDD | VDD | -780 | -690 |
| 22 | TEST | TEST | -540 | -690 |
| 23 | SEL | SEL | -300 | -690 |
| 24 | RESET | RESET | -60 | -690 |
| 25 | RS | RS | 180 | -690 |
| 26 | SCL | SCL | 420 | -690 |
| 27 | SI | SI | 660 | -690 |
| 28 | CS | CS | 1140 | -690 |
| 29 | DMY11 | DMY11 | 1320 | -690 |
| 30 | DMY12 | DMY12 | 1380 | -690 |
| 31 | DMY13 | DMY13 | 1440 | -690 |
| 32 | DMY14 | DMY14 | 1500 | -690 |
| 33 | DMY15 | DMY15 | 1560 | -690 |
| 34 | DMY16 | DMY16 | 1620 | -690 |
| 35 | DMY17 | DMY17 | 1680 | -690 |
| 36 | DMY18 | DMY18 | 1740 | -690 |
| 37 | DMY19 | DMY19 | 1800 | -690 |
| 38 | DMY20 | DMY20 | 1860 | -690 |
| 39 | DMY21 | DMY21 | 1920 | -690 |
| 40 | DMY22 | DMY22 | 1980 | -690 |
| 41 | DMY23 | DMY23 | 2040 | -690 |
| 42 | DMY24 | DMY24 | 2100 | -690 |
| 43 | DMY25 | DMY25 | 2160 | -690 |
| 44 | DMY26 | DMY26 | 2220 | -690 |
| 45 | DMY27 | DMY27 | 2280 | -690 |
| 46 | DMY28 | DMY28 | 2340 | -690 |
| 47 | DMY29 | DMY29 | 2400 | -690 |
| 48 | DMY30 | DMY30 | 2460 | -690 |
| 49 | DMY31 | DMY31 | 2520 | -690 |
| 50 | DMY32 | DMY32 | 2599 | -690 |

Chip Size( $5.48 \mathrm{~mm} \times 1.68 \mathrm{~mm}$ )

| PAD No. | PAD Name |  | $\mathrm{X}=\mu \mathrm{m}$ | $\mathrm{Y}=\mu \mathrm{m}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | SEL=H | SEL=L |  |  |
| 51 | DMY33 | DMY33 | 2599 | -540 |
| 52 | COM9 | COM9 | 2599 | -480 |
| 53 | COM10 | COM10 | 2599 | -420 |
| 54 | COM11 | COM11 | 2599 | -360 |
| 55 | COM12 | COM12 | 2599 | -300 |
| 56 | COM13 | COM13 | 2599 | -240 |
| 57 | COM14 | COM14 | 2599 | -180 |
| 58 | COM15 | COM15 | 2599 | -120 |
| 59 | COM16 | COM16 | 2599 | -60 |
| 60 | SEG80 | SEG1 | 2599 | 0 |
| 61 | SEG79 | SEG2 | 2599 | 60 |
| 62 | SEG78 | SEG3 | 2599 | 120 |
| 63 | SEG77 | SEG4 | 2599 | 180 |
| 64 | SEG76 | SEG5 | 2599 | 240 |
| 65 | SEG75 | SEG6 | 2599 | 300 |
| 66 | SEG74 | SEG7 | 2599 | 360 |
| 67 | SEG73 | SEG8 | 2599 | 420 |
| 68 | DMY34 | DMY34 | 2599 | 480 |
| 69 | DMY35 | DMY35 | 2599 | 540 |
| 70 | DMY36 | DMY36 | 2599 | 698 |
| 71 | DMY37 | DMY37 | 2520 | 698 |
| 72 | DMY38 | DMY38 | 2460 | 698 |
| 73 | DMY39 | DMY39 | 2400 | 698 |
| 74 | DMY40 | DMY40 | 2340 | 698 |
| 75 | DMY41 | DMY41 | 2280 | 698 |
| 76 | DMY42 | DMY42 | 2220 | 698 |
| 77 | SEG72 | SEG9 | 2160 | 698 |
| 78 | SEG71 | SEG10 | 2100 | 698 |
| 79 | SEG70 | SEG11 | 2040 | 698 |
| 80 | SEG69 | SEG12 | 1980 | 698 |
| 81 | SEG68 | SEG13 | 1920 | 698 |
| 82 | SEG67 | SEG14 | 1860 | 698 |
| 83 | SEG66 | SEG15 | 1800 | 698 |
| 84 | SEG65 | SEG16 | 1740 | 698 |
| 85 | SEG64 | SEG17 | 1680 | 698 |
| 86 | SEG63 | SEG18 | 1620 | 698 |
| 87 | SEG62 | SEG19 | 1560 | 698 |
| 88 | SEG61 | SEG20 | 1500 | 698 |
| 89 | SEG60 | SEG21 | 1440 | 698 |
| 90 | SEG59 | SEG22 | 1380 | 698 |
| 91 | SEG58 | SEG23 | 1320 | 698 |
| 92 | SEG57 | SEG24 | 1260 | 698 |
| 93 | SEG56 | SEG25 | 1200 | 698 |
| 94 | SEG55 | SEG26 | 1140 | 698 |
| 95 | SEG54 | SEG27 | 1080 | 698 |
| 96 | SEG53 | SEG28 | 1020 | 698 |
| 97 | SEG52 | SEG29 | 960 | 698 |
| 98 | SEG51 | SEG30 | 900 | 698 |
| 99 | SEG50 | SEG31 | 840 | 698 |
| 100 | SEG49 | SEG32 | 780 | 698 |


| PAD No. | PAD Name |  | $X=\mu \mathrm{m}$ | $Y=\mu \mathrm{m}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | SEL=H | SEL=L |  |  |
| 101 | SEG48 | SEG33 | 720 | 698 |
| 102 | SEG47 | SEG34 | 660 | 698 |
| 103 | SEG46 | SEG35 | 600 | 698 |
| 104 | SEG45 | SEG36 | 540 | 698 |
| 105 | SEG44 | SEG37 | 480 | 698 |
| 106 | SEG43 | SEG38 | 420 | 698 |
| 107 | SEG42 | SEG39 | 360 | 698 |
| 108 | SEG41 | SEG40 | 300 | 698 |
| 109 | SEG40 | SEG41 | 240 | 698 |
| 110 | SEG39 | SEG42 | 180 | 698 |
| 111 | SEG38 | SEG43 | 120 | 698 |
| 112 | SEG37 | SEG44 | 60 | 698 |
| 113 | SEG36 | SEG45 | 0 | 698 |
| 114 | SEG35 | SEG46 | -60 | 698 |
| 115 | SEG34 | SEG47 | -120 | 698 |
| 116 | SEG33 | SEG48 | -180 | 698 |
| 117 | SEG32 | SEG49 | -240 | 698 |
| 118 | SEG31 | SEG50 | -300 | 698 |
| 119 | SEG30 | SEG51 | -360 | 698 |
| 120 | SEG29 | SEG52 | -420 | 698 |
| 121 | SEG28 | SEG53 | -480 | 698 |
| 122 | SEG27 | SEG54 | -540 | 698 |
| 123 | SEG26 | SEG55 | -600 | 698 |
| 124 | SEG25 | SEG56 | -660 | 698 |
| 125 | SEG24 | SEG57 | -720 | 698 |
| 126 | SEG23 | SEG58 | -780 | 698 |
| 127 | SEG22 | SEG59 | -840 | 698 |
| 128 | SEG21 | SEG60 | -900 | 698 |
| 129 | SEG20 | SEG61 | -960 | 698 |
| 130 | SEG19 | SEG62 | -1020 | 698 |
| 131 | SEG18 | SEG63 | -1080 | 698 |
| 132 | SEG17 | SEG64 | -1140 | 698 |
| 133 | SEG16 | SEG65 | -1200 | 698 |
| 134 | SEG15 | SEG66 | -1260 | 698 |
| 135 | SEG14 | SEG67 | -1320 | 698 |
| 136 | SEG13 | SEG68 | -1380 | 698 |
| 137 | SEG12 | SEG69 | -1440 | 698 |
| 138 | SEG11 | SEG70 | -1500 | 698 |
| 139 | SEG10 | SEG71 | -1560 | 698 |
| 140 | SEG9 | SEG72 | -1620 | 698 |
| 141 | SEG8 | SEG73 | -1680 | 698 |
| 142 | SEG7 | SEG74 | -1740 | 698 |
| 143 | SEG6 | SEG75 | -1800 | 698 |
| 144 | SEG5 | SEG76 | -1860 | 698 |
| 145 | SEG4 | SEG77 | -1920 | 698 |
| 146 | SEG3 | SEG78 | -1980 | 698 |
| 147 | SEG2 | SEG79 | -2040 | 698 |
| 148 | SEG1 | SEG80 | -2100 | 698 |
| 149 | DMY43 | DMY43 | -2160 | 698 |
| 150 | DMY44 | DMY44 | -2220 | 698 |


| PAD No. | PAD Name |  | $\mathrm{X}=\mu \mathrm{m}$ | $\mathrm{Y}=\mu \mathrm{m}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | SEL=H | SEL $=\mathrm{L}$ |  |  |
| 151 | DMY45 | DMY45 | -2280 | 698 |
| 152 | DMY46 | DMY46 | -2340 | 698 |
| 153 | DMY47 | DMY47 | -2400 | 698 |
| 154 | DMY48 | DMY48 | -2460 | 698 |
| 155 | DMY49 | DMY49 | -2520 | 698 |
| 156 | DMY50 | DMY50 | -2599 | 698 |
| 157 | DMY51 | DMY51 | -2599 | 540 |
| 158 | DMY52 | DMY52 | -2599 | 480 |
| 159 | COM24 | COM24 | -2599 | 420 |
| 160 | COM23 | COM23 | -2599 | 360 |
| 161 | COM22 | COM22 | -2599 | 300 |
| 162 | COM21 | COM21 | -2599 | 240 |
| 163 | COM20 | COM20 | -2599 | 180 |
| 164 | COM19 | COM19 | -2599 | 120 |
| 165 | COM18 | COM18 | -2599 | 60 |
| 166 | COM17 | COM17 | -2599 | 0 |
| 167 | COM8 | COM8 | -2599 | -60 |
| 168 | COM7 | COM7 | -2599 | -120 |
| 169 | COM6 | COM6 | -2599 | -180 |
| 170 | COM5 | COM5 | -2599 | -240 |
| 171 | COM4 | COM4 | -2599 | -300 |
| 172 | COM3 | COM3 | -2599 | -360 |
| 173 | COM2 | COM2 | -2599 | -420 |
| 174 | COM1 | COM1 | -2599 | -480 |
| 175 | DMY53 | DMY53 | -2599 | -540 |

## BLOCK DIAGRAM



- TERMINAL DESCRIPTION

| PAD No. | SYMBOL | I/O | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 19-21 \\ & 16-18 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ | - | $\begin{aligned} \hline \text { Power Source }: V_{D D} & =+3 V \\ G N D & : V_{S S} \end{aligned}=0 \mathrm{~V}, ~$ |
| 13-15 | $\mathrm{V}_{5}$ | - | LCD driving Power Source |
| 11 | $\mathrm{OSC}_{1}$ | I | Oscillation Frequency Adjustment Terminals. Normally Open. (Oscillation C and R are Incorporated, Osc Freq. $=145 \mathrm{kHZ}$ ) |
| 12 | $\mathrm{OSC}_{2}$ | O | Oscillation Frequency Adjustment Terminals. Normally Open. This terminal also operates as the clock frequency monitor. |
| 25 | RS | 1 | Resister selection signal Input "0":Instruction Resister <br> "1":Data Register |
| 26 | SCL | I | Shift clock input |
| 28 | CS | 1 | Chip select signal input |
| 27 | SI | I | Data input terminal |
| 23 | SEL | I | Segment driver location order select terminal <br> "0": Mode A <br> "1": Mode B |
| $\begin{gathered} 52-59 \\ 159-174 \end{gathered}$ | $\mathrm{COM}_{1}-\mathrm{COM}_{24}$ | 0 | LCD Common driving signal Terminals |
| $\begin{gathered} \hline 60-67 \\ 77-148 \\ \hline \end{gathered}$ | $\mathrm{SEG}_{1}-\mathrm{SEG}_{80}$ | 0 | LCD segment driving signal Terminals |
| 24 | RESET | I | Reset Terminal <br> When the " $L$ " level Input over than 1.2 ms to this terminal, the system will be reset. (fosc $=145 \mathrm{kHz}$ ) |
| 22 | TEST | I | Maker Test Terminal <br> This terminal should be connected to Vss or open. |
| $\begin{gathered} \hline 1-9 \\ 22-51 \\ 68-76 \\ 149-158 \\ 175 \\ \hline \end{gathered}$ | DUMMY $_{1}$ DUMMY $_{53}$ | - | Dummy Terminal <br> These terminals are electrically open. |

## FUNCTIONAL DESCRIPTION

(1)Description for each blocks
(1-1)Register
The NJU6637 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register (IR) stores Instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM (DD RAM) and Character Generator RAM (CG RAM).

The Register (DR) is a temporary storing register, the data in the Register (DR) is written into the DD RAM or CG RAM.
The data in the Register (DR) written by the MPU is transferred from the Register automatically to the DD RAM or CG RAM by Internal operation.
These two registers are selected by the selection signal RS.
(1-2)Address counter (AC)
The address Counter (AC) addresses the DD RAM and CG RAM.
When the address setting instruction is written into the Register (IR), the address information is transferred from Register (IR) to the counter (AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.
After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the counter (AC) increments (or decrements) "1" automatically.
(1-3)Display Data RAM (DD RAM)
The display data RAM (DD RAM) consisting of $48 \times 8$ bits stores up to 48-character display data represented in 8-bit code.
The DD RAM address data set in the address Counter (AC) is represented in hexadecimal.

(Example) DD RAM address " 08 "


## 16-character 2-line Display

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | $\leftarrow$ Display position <br> $\leftarrow$ DD RAMaddress(Hex.) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{\text {st }}$ line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | OC | 0D | 0E | 0F |  |
| $2^{\text {nd }}$ line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | 1E | 1F |  |
| $3{ }^{\text {rd }}$ line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2E | 2 F |  |

The relation between DD RAM address and display position on the LCD shown below.
[ Left Shift Display ]

| $(00) \leftarrow$ |
| :--- |
| $(10) \leftarrow$ |
| $(20) \leftarrow$ |$\leftarrow$| 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1 B | 1 C | 1 D | 1 E | 1 F | 10 |
| 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2 B | 2 C | 2 D | 2 E | 2 F | 20 |

[ Right Sift Display ]

| 0 F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 O | 0 D | 0 E |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1 B | $1 \mathrm{C})$ | 1 D | 1 E |
| 2 F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2 B | 2 C | 2 D | 2 E |

（1－4）Character Generator ROM（CG ROM）
The Character Generator ROM（CG ROM）generates $5 \times 8$ dots character pattern represented in 8－bit character codes．
The storage capacity is up to 255 kinds of $5 \times 8$ dots character pattern．The correspondence between character code and standard character pattern is shown in Table 2.
User－defined character pattern（ Custom Font ）are also available by mask option．
Table 2．CG ROM Character Pattern（ ROM version－02 ）

|  |  | Upper 4 bit（Hexadecimal） |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|  | 0 | $\begin{array}{\|l\|l\|} \hline \text { CGM } \\ \text { NuM } \\ (01) \end{array}$ | $:$ |  | \％ | \％ | $\cdots$ | $\because$ | \％${ }^{\prime}$ | $\because:$ | $\dot{\vdots}$ |  | ．．．．． | $\cdots$ | $\cdots$ | ： | $\cdots$ |
|  | 1 |  | \％：．．． | ！ | － | － | ，$\because$ | $\cdots$ | $\cdots$ | $\cdots$ | \％： | ：： | ＂ | $\cdots$ | $\cdots$ | $\cdots$ | ：－ |
|  | 2 |  | $\therefore$ | ！ | $\cdots$ | $\ldots$ | $\because$ | ：．．． | $\cdots$ | $\because:$ | $\mathfrak{O : .}$ | ！ | $\because$ | ！ | $\because$ | …： | $\cdots$ |
|  | 3 |  | $\because$ | ： | $\cdots$ | $\cdots$ | ：．．．． | ：．．．． | $\cdots:$ | $\because ;$ | $\therefore$ | ．． | $\because$ | $\cdots$ | $\cdots$ | $\cdots$ | $\therefore \%$ |
|  | 4 |  | \％：．． | ： | ： | \％ | ＂ | ：．．．： | $\because$ | $\because: \because$ | $\cdots$ | $\because$ | $\ldots$ | － | \％ | E．$:$ | ： |
|  | 5 |  | $0$ | $\because$ | ：－．．． | $\ldots \ldots .$. <br> $\cdots$ <br> $\cdots$ | ：．．． | ：\％： | 引．．．： | $\because:$ | $\therefore$ | ：： | $\because$ | $\because$ | $\cdots$ | $\cdots$ | ！．． |
|  | 6 |  | $\because$ | $\because$ | $\cdots$ | $\cdots$ | ¢ | $\because \because$ | ！$\because$ | $\because$ | $\because$ | $:$ | $\square$ | $\cdots$ | $\frac{1 .}{\cdots}$ | $\cdots$ | $\because$ |
|  | 7 |  | $\because$ | $\because$ | $\because$ | $\cdots$ | 安 | $\because:$ | ！ | $\because \because^{\circ}$ | $\dot{\square}$ | $\because$ | $:$ | $\because$ |  | ：\％： | \％ |
|  | 8 |  | $\cdots:$ | $\bigcirc$ | $\cdots$ | ！ | ， | －＇； | $\because$ | $\therefore:$ | ：．．．： | $\because$ | $\cdots$ | $\because$ | $\vdots$ | $\cdots$ |  |
|  | 9 |  | $\cdots$ | ¢ | $\stackrel{\square}{\square .}$ | $\because$ | $\because$ | $\ddot{\vdots}$ |  | $\cdots:$ |  | ：－ | $\cdots$ | ！ | ¢ | $\cdots$ | $\stackrel{\text { ：．．．}}{\text { ．}}$ |
|  | A |  | \％： | $\because$ | ：： | ．．． | －i．． | \％ | $\because$ | : : | $\vdots$ | ．7．． | ．．．．： | $\bigcirc$ | $\vdots$ | \％ | $\cdots$ |
|  | B |  | ：＇ | \％ | $\ddot{:}$ | $\because$ | ! ... | $\because$ | $\because$ | $\because \ddot{\because}$ | $\because$ | \％ | $\because$ | － | $:$ | $\because$ | $\cdots$ |
|  | C |  |  | $\because$ | $\because$ |  | ： | $\vdots$ | ¢ | $\because$ | $:$ | $\cdots$ | $: \ddot{:}$ | ．．${ }^{\text {a }}$ | ＂＇ | \％． | ： |
|  | D |  | $\vdots$ | ．．．．． | ．．．．． | O | $\because$ | $\because:$ | $\because$ | $\vdots$ | $\cdots$ | ．．．： | $\because$ | $\because$ | ... | $\vdots$ | $\cdots$ |
|  | E |  | $\because$ | ：： | $\because$ | \％ | $\therefore$ | $\vdots$ | $\cdots$ | $\cdots ;$ | $:$ | $: \ldots$ | $\ldots$ | : | $\because$ | ： |  |
|  | F |  | $\because$ |  | $\because$ | ！ |  | $\cdots$ | $\because$ |  | ：\％ | ：$:$ |  | $\because$ | ：\％ | $\cdots$ | 貖： |

(1-5)Character Generator RAM
The character generator RAM (CG RAM) stores any kinds of character pattern in $5 \times 8$ dots written by the user program to display user's original character pattern. The CG RAM stores 1 kinds of character in $5 \times 8$ dots mode.
To display user's original character pattern stored in the CG RAM, the address data $(00)_{H}$ should be written to the DD RAM as shown in Table 2.

Table 3. shows the correspondence among the character pattern, CG RAM address and data.
Table 3. Correspondence of CG RAM address, DD RAM character code
and CG RAM character pattern (5 $\times 8$ dots)


Notes: 1. Character code bits 0 and 1 correspond to the CG RAM address 3 and 4 .
2. CG RAM address 0,1 and 2 designate a character pattern line position.

The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the data of 8 th line should be " 0 ".
If there is " 1 " in the 8 th line, the bit " 1 " is always displayed on the cursor position regardless of cursor existence.
3. Character pattern row position corresponding to the CG RAM data bits 0 to 4 are all shown above.
4. "1" for CG RAM data corresponds to display On and "0" to display Off.
(1-6)Timing Generator
The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuit operation.
RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.
Therefore, when the data write to the DD RAM for example, there will be undesirable Influence, such as flickering, in areas other than the display area.
(1-7) LCD Driver
LCD driver consists of 24 -common driver and 80 -segment driver.
The 80 bits of character pattern data are shifted in the shift-register and latched when the 40 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.
(1-8) Common Driver Assignment
The scanning order can be assigned by mask option as shown as follows:

|  | COM Outputs Terminals |  |  |
| :---: | :---: | :---: | :---: |
| PAD No. | 174 167 | 166159 | 59 52 |
| Pin name | COM1 COM8 | COM17 COM24 | COM16 COM9 |
| Ver. A | COM1 $\longrightarrow$ COM8 | COM17 $\longrightarrow$ COM24 | COM16 $\longleftarrow$ COM9 |
| Ver. B | COM24 $\longleftarrow$ COM17 | COM8 $\longleftarrow$ COM1 | COM9 $\longrightarrow$ COM16 |

(1-9) Cursor Blinking Control Circuit
This circuits controls cursor On/Off and cursor position character blinks. The cursor or blinks appears in the digit position at the DD RAM address set in the address counter(AC).

When the address counter is $(08)_{\mathrm{H}}$, a cursor position is shown as follows:

|  | $\mathrm{AC}_{6}$ | $\mathrm{AC}_{5}$ | $\mathrm{AC}_{4}$ | $\mathrm{AC}_{3}$ | $\mathrm{AC}_{2}$ | $\mathrm{AC}_{1}$ | $\mathrm{AC}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC | 0 | 0 | 0 | 1 | 0 | 0 | 0 |


|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | $\leftarrow$ Display Position <br> $\leftarrow$ DD RAM Address <br> (Hexadecimal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{\text {st }}$ line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | OD | 0E | 0F |  |
| $2^{\text {nd }}$ line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 181 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |  |
| $3^{\text {rd }}$ line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2 E | 2F |  |

Note) The cursor or blinks appears when the address counter (AC) selects the CG RAM.
But the displayed cursor and blink are meaningless.
If the AC stores the CG RAM address data, the cursor and blink are displayed in the meaningless position.
(2)Power on Initialization by internal circuits
(2-1) Initialization By internal Reset circuits
The NJU6637 is initialized automatically by the internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed.
During the internal power on initialization is kept 4 ms after $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$. (fosc=145KHz)
Initialization flow is shown below:


Note) If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the internal Power on initialization Circuits will not operate and initialization will not be performed.
In this case, the initialization by MPU software is required.
(2-2) Initialization By Hardware
The NJU6637 incorporates RESET terminal to initialize the all system. When the "L" level input over than 1.2 ms to the RESET terminal, the reset sequence is executed. In this time, the initialization during 4 ms after RESET terminal goes to "H".

- Operation timing

(3)Instructions

The NJU6637 incorporates two resisters, which are Instruction Register (IR) and a Data Register (DR).
These two registers store control information temporarily to allow interface between NJU6637 and MPU or peripheral ICs operating different cycles. The operation of NJU6637 is determined by this control signal from MPU. The control information includes register selection signals (RS) and data bus signals ( $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ ). Table 5. Shows each instruction and its operating time.
Note) The execution time mentioned in Table 5. is based on fcp or $f_{\mathrm{Osc}}=145 \mathrm{kHz}$.
If the oscillation frequency is changed, the execution time is also changed.
Table 5. Table of Instruction

| INSTRUCTION | CODE |  |  |  |  |  |  |  |  | DESCRIPTION | $\begin{array}{\|l\|} \hline \text { EXEC TIME } \\ (\mathrm{fosc}=145 \mathrm{kHz})^{*} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |  |  |
| Maker Test | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All " 0 " code is using for maker testing. | - |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Display clear and sets DD RAM address 0 in AC. | 2 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | Sets DD RAM address 00 H In AC and returns display being shifted to original position. <br> DD RAM contents remain unchanged. | Ohs |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and species shift of display are performed In data write. <br> I/D=1:Increment, <br> I/D=D:Decrement, <br> $\mathrm{S}=1$ :Accopanies display shift. | 0 $\mu \mathrm{s}$ |
| $\begin{array}{r} \hline \text { Display ON/OFF } \\ \text { Control } \end{array}$ | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B) | Ops |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 1 | S/C | R/L | * | * | Move cursor and shifts display without changing DD RAM contents. <br> $\mathrm{S} / \mathrm{C}=1$ : Display shift <br> S/C=0 : Cursor shift <br> R/L=1 : Shift to right <br> $R / L=0$ : Shift to the left | Ous |
| Set RAM Address | 0 | 1 | RAM address |  |  |  |  |  |  | Sets RAM address. After this instruction, the data is transferred to RAM. | O $\mu \mathrm{s}$ |
| Write Data to CG or DD RAM | 1 | Write Data(DD RAM) |  |  |  |  |  |  |  | Writes data into CG or DD RAM. | $55 \mu \mathrm{~s}$ |
|  |  | * | * | * |  |  | G RA |  |  |  |  |
| Explanation of Abbreviation | DD RAM : Display data RAM, CG RAM : Character generator RAM ACG : CG RAM address, ADD : DD RAM address, Corresponds to cursor address AC : Address counter used for both DD and CG RAM |  |  |  |  |  |  |  |  |  |  |

*:Don't care
(3-1)Description of instruction
a) Maker Test

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

All " 0 " code is using device testing mode ( only for maker ).
b) Clear Display

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Clear display instruction is executed when the code " 1 " is written into $\mathrm{DB}_{0}$.
when this instruction is executed, the space code $(20)_{H}$ is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set an increment. If the cursor or blink are displayed, they are returned to the left end of the $1^{\text {st }}$ line on the LCD.
The S of entry mode and CG RAM data does not change.
Note: The character pattern for character code $(20)_{H}$ must be blank code in the user-defined character pattern( Custom font ).
c) Return Home

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $*$ | *=Don't Care |

Return home instruction is executed when the code " 1 " is written Into $\mathrm{DB}_{1}$. When this Instruction is executed, the DD RAM address 0 is set to address counter. Display is returned to the original position if shifted, the cursor or blink is returned to the left end of the LCD. If the cursor or blink are on the display, the DD RAM contents are not changed.
d) Entry Mode Set

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |

Entry mode set instruction which sets cursor moving direction and display shift On/Off, is executed when the code " 1 " is written into $\mathrm{DB}_{2}$ and the codes of (I/D) and (S) are written into $\mathrm{DB}_{1}(\mathrm{I} / \mathrm{D})$ and $\mathrm{DB}_{0}(\mathrm{~S})$ as shown below.
(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

| I/D | FUNCTION |
| :---: | :--- |
| 1 | Address increment : The address of the DD RAM increment ( +1) when <br> the write, and the cursor or blink moves to the right. |
| 0 | Address decrement : The address of the DD or CG RAM decrement <br> $(-1)$ when the write, and the cursor or blink move to the left. |
| $\quad$ FUNCTION |  |
| 1 | Entire display shift. <br> The shift direction is determined by I/D: shift to the left at I/D=1 and shift <br> to the right at the I/D=0. The shift is operated with only the character, so <br> that it looks as if the cursor stands still and the display moves. The <br> display does not shift when reading from the DD RAM and writing into <br> CG RAM. |
| 0 | The display does not shifting |

e) Display ON/OFF Control

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

Display On/Off control instruction which controls the display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code " 1 " is written into $\mathrm{DB}_{3}$ and the codes of $(\mathrm{D}),(\mathrm{C})$ and $(\mathrm{B})$ are written into $\mathrm{DB}_{2}(\mathrm{D}), \mathrm{DB}_{1}(\mathrm{C})$ and $\mathrm{DBO}(\mathrm{B})$ as shown below.



Character Font $5 \times 7$ dots
(1) Cursor display example


Alternating display
(2) Blink display example
f) Cursor Display Shift

|  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 1 | S/C | R/L | * | * | *=Don't Care |

The Cursor/Display shift instruction shifts the cursor position or display the right or left without writing reading display data. This function is used to correct or search the display. The cursor moves to the 2nd line when it passes the 16th digit of the 1st line. Notice that the every 1st to 3rd line displays shift at the same time. When the displayed data are shifted repeatedly, each line moves only horizontally.
The 2nd and 3rd line display does not shift into the 1st and 2nd line.
The contents of address counter (AC) is not changed by operation of display shift only.
This instruction is executed when the code " 1 " is written into $D B_{4}$ and the codes of ( $S / C$ ) and ( $R / L$ ) are written into $\mathrm{DB}_{3}(\mathrm{~S} / \mathrm{C})$ and $\mathrm{DB}_{2}(\mathrm{R} / \mathrm{L})$ as shown below.

| S/C | R/L | FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | Shifts the cursor position to the left ((AC) is decrement by 1) |
| 0 | 1 | Shifts the cursor position to the right ((AC) is incremented by 1$)$ |
| 1 | 0 | Shifts the entire display to the left and the cursor follows it. |
| 1 | 1 | Shifts the entire display to the right and the cursor follows it. |

g) Set RAM Address


The RAM address set instruction is executed when the code "1" is written into DB7 and the address is written into DB6 to DB0 as shown above.
The address data (DB6 to DB0) is written into the address counter (AC) by this instruction.
After this instruction execution, the data writing is performed into the addressed RAM.
The RAM includes DD RAM and CG RAM, and these RAMs are shared by address as shown below.

DD RAM address
DD RAM 1-Line
: $(00)_{\mathrm{H}}-(0 \mathrm{~F})_{\mathrm{H}}$
DD RAM 2-Line
$(10)_{H}-(1 F)_{H}$
DD RAM 2-Line
: $(20)_{H}-(2 F)_{H}$
CG RAM 1character
$:(40)_{\mathrm{H}}-(47)_{\mathrm{H}}$
h) Write Data to CG or DD RAM

- Write data to DD RAM

- Write data to CG RAM


Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code " 0 " is written into (R/W).

By the execution of this instruction, the binary 5 -bit data "DDDDD" are written into the CG RAM, and the binary 8-bit data "DDDDDDDD" are written into the DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

After this instruction execution, the address increment(+1) or decrement(-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.
(3-2) Initialization by instruction
If the power supply conditions for the correct operation of the internal reset circuits are not method, the NJU6637 must be initialized by the instruction.


Initialized.
No display appears.

Example for set address increment and cursor right shift when the data write to the DD RAM.
(4) Bleeder Resistance

Each LCD driving voltage ( $\mathrm{V} 1, \mathrm{~V} 2, \mathrm{~V} 3, \mathrm{~V} 4$ ) is generated by the high impedance bleeder resistance buffered by voltage follower OP-AMP to get a enough display characteristics with low operating current. The bleeder resistance is set $1 / 6.3$ bias suitable for $1 / 24$ duty ratio and $5 \mathrm{M} \Omega$ resistance in total. The capacitor connected between V5 and VDD is needed for stabilizing V5. The determination of the each capacitance of C1, C2 and C3 generating for LCD operating voltage, is required to operate with the LCD panel actually. The capacitance for the typical application is shown below :

| LCD Driving Voltage vs. Duty Ratio |  |  |
| :---: | :--- | :--- |
| Power <br> Supply | Duty Ratio | $1 / 24$ |
|  | Bias | $1 / 6.3$ |
| $\mathrm{~V}_{5}$ |  | $\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\text {LCD }}$ |

* The $\mathrm{V}_{\mathrm{LCD}}$ is maximum swing of LCD waveform.

(5) Relation between oscillation frequency and LCD frame frequency.

As the NJU6637 incorporate oscillation capacitor and resistor for CR oscillation, 145 kHz oscillation is available without any external components.
The LCD frame frequency example mentioned below is based on 145 kHz oscillation. (1clock $=6.875 \mu \mathrm{~s}$ )

- $1 / 24$ duty

96 clock

(6) Interface with MPU

Serial interface circuit is activated when the chip select terminal (CS) goes to "L" level. The data input is MSB first like as the order of DB7, DB6 ---- DB0.
The input data is entered into the shift register synchronized at the rise edge of the serial clock SCL.
The shift register converted to parallel data at the CS rise edge input.
In case of entering over than 8-bit data, valid data is last 8-bit data.
The time chart for the serial interface is shown below.
Note : The level ("L" or "H") of RS terminals should be set before CS terminal goes to "L" level.


## ABSOLUTE MAXIMUM RATINGS

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| P A R A M E T E R | SYMBOL | R A T I N G S | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3-+7.0$ | V |  |
| Supply Voltage (2) | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{VDD}-7.0-\mathrm{VDD}+0.3$ | V | V 5 Terminal |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $-0.3-\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | $-30-+80$ | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | $-55-+125$ | ${ }^{\circ} \mathrm{C}$ |  |

Note 1.) If the LSI is used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
Note 2.) Decoupling capacitor should be connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{S S}$ due to the stabilized operation for the LSI.
Note 3.) All voltage values are specified as $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
Note 4.) The relation $V_{D D}>\mathrm{V}_{5} \geq \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ must be maintained.

- ELECTRICAL CHARACTERISTICS
(VDD=2.4-3.6V, VSS=0V, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | SYMBOL | MIN | TYP | MAX | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Volt. | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | 2.4 | 3.0 | 3.6 | V |  |
| Input Voltage 1 | $\mathrm{V}_{\mathrm{HH} 1}$ | All Input / Output Terminals except OSC1 Terminals | 0.8 V DD | - | $V_{D D}$ | V |  |
|  | $\mathrm{V}_{\text {IL1 }}$ |  | $\mathrm{V}_{\text {S }}$ | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input Voltage 2 | $\mathrm{V}_{\mathrm{IH} 2}$ | OSC1 Terminal | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | 5 |
|  | $\mathrm{V}_{\text {IL2 }}$ |  | $\mathrm{V}_{\text {SS }}$ | - | 0.5 | V |  |
| Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $-\mathrm{l}_{\text {OH }}=0.205 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.0 | - | - | V |  |
|  | VoL | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | - | 0.5 | V |  |
| Driver <br> On-resist.(COM) | Rcom1 | $\pm \mathrm{I}_{\mathrm{d}}=1 \mu \mathrm{~A}, \mathrm{~V}$ o $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 5$ | - | - | 20 | k $\Omega$ |  |
| Driver <br> On-resist.(SEG) | $\mathrm{R}_{\text {SEG1 }}$ | $\pm \mathrm{I}_{\mathrm{d}}=1 \mu \mathrm{~A}, \mathrm{~V} \mathrm{o}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 5$ | - | - | 30 | k $\Omega$ |  |
| Driver <br> On-resist.(COM) | Rсом2 | $\pm \mathrm{l}_{\mathrm{d}}=1 \mu \mathrm{~A}, \mathrm{Vo}=\mathrm{V} 1, \mathrm{~V} 4$ | - | - | 40 | $\mathrm{k} \Omega$ |  |
| $\begin{array}{\|l} \hline \text { Driver } \\ \text { On-resist.(SEG) } \\ \hline \end{array}$ | $\mathrm{R}_{\text {SEG2 }}$ | $\pm \mathrm{l}_{\mathrm{d}}=1 \mu \mathrm{~A}, \mathrm{Vo}=\mathrm{V} 2, \mathrm{~V} 3$ | - | - | 50 | k $\Omega$ |  |
| Input Leakage Current | l L | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {D }}$ | -1 | - | 1 | $\mu \mathrm{A}$ | 6 |
| Operating Current | $\mathrm{I}_{\mathrm{D} 1}$ | VDD=3V fOSC=Internal Osc. V5=2V,during display |  | T.B.D. |  | $\mu \mathrm{A}$ | 7 |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ | VDD=3V fOSC=Internal Osc. during access, TCYCE=5us |  | T.B.D. |  | $\mu \mathrm{A}$ |  |
| LCD DrivingVoltage | $\mathrm{V}_{1}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} 5=2 \mathrm{~V}$ | 2.08 | 2.21 | 2.34 | V |  |
|  | $\mathrm{V}_{2}$ |  | 1.28 | 1.41 | 1.54 |  |  |
|  | $V_{3}$ |  | -0.54 | -0.41 | -0.28 |  |  |
|  | $\mathrm{V}_{4}$ |  | -1.34 | -1.21 | -1.08 |  |  |
| Oscillation Frequency | fosc | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 110 | 145 | 180 | kHz |  |
| LCD Driving Voltage | V LCD | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{5}$ Terminal | $V_{\text {do }}$-3 | - | $\mathrm{V}_{\text {DD }}$-6 | V |  |
| V5 Terminal Current | 15 | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V} 5=2 \mathrm{~V}$ |  | 200 |  | $\mu \mathrm{A}$ |  |

Note 5.) Apply to the OSC2 Terminals.
Note 6.) Except pull-down resistance current. (All input terminal except OSC terminal)
Note 7.) Except Input / Output current but including the current flow on bleeder resistance.
If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

## Bus timing characteristics

- Serial Interface Sequence


Serial Interface timing


Fig. 1

- External clock input

| PARAMETER | SYMBOL | MIN | MAX | UNIT | CONDITION |
| :--- | :---: | :---: | :---: | :---: | :---: |
| External clock operation Frequency | $\mathrm{f}_{\mathrm{CP}}$ | 110 | 180 | KHz | Fig.2 |
| External clock Duty | Duty $^{2}$ | 45 | 55 | $\%$ |  |
| External clock rise Time | $\mathrm{t}_{\mathrm{CPr}}$ | - | 0.2 | $\mu \mathrm{~s}$ |  |
| External clock fall Time | $\mathrm{t}_{\mathrm{CPf}}$ | - | 0.2 | $\mu \mathrm{~s}$ |  |



Fig. 2

- The Input Condition when using the Hardware Reset Circuit

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET input |  |  |  |  |  |  |
| "Low" level width | t $_{\text {RSL }}$ | $\mathrm{fosc}^{2}=145 \mathrm{kHz}$ | 1.2 | - | - | ms |

Input timing


- Power supply condition when using the internal initialization circuit

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply rise time | troD | - | 0.1 | - | 5 | ms |
| Power supply OFF time | toFF | - | 1 | - | - | ms |


*toff specifies the power OFF time in a short period OFF or cyclical ON/OFF
$0.1 \mathrm{~ms} \leq \mathrm{t}_{\mathrm{rDD}} \leq 10 \mathrm{~ms}$
$t_{0 F F} \geq 1 \mathrm{~ms}$

Note.) Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction(Refer to initialization by the instruction).

## LCD DRIVING WAVE FROM

NJU6637 1/24 Duty driving


## APPLICATION CIRCUITS



16-character 3-line Display Example
(The terminal description is "Mode A".)


16-character 3-line Display Example
(The terminal description is "Mode B".)

## MEMO

