



OVERVIEW

The NR8576 Series devices are serial-interface type real-time clock module ICs with built-in crystal oscillator elements. They feature timer counter circuits that keep track of time from the current second to the current year, automatic leap-year adjustment, and a supply voltage detect function. Also, a 32.768 kHz/1 Hz select output function is incorporated for independent hardware control. They are available in compact 14-pin SOPs (NR8576A×) and miniature 18-pin SOPs (NR8576B×).

FEATURES


- Crystal oscillator element built-in for adjustmentfree use
- Timer counters for second, minute, hour, day, day of the week, month, and year
- 2.5 to 5.5 V operating voltage range
- $1.7 \pm 0.3 \text{ V}$ supply voltage detection threshold
- 1.0 µA at 3.0 V (typ) current consumption
- Automatic leap-year calendar adjustment
- 32.768 kHz and 1 Hz output selectable
- Package
 - 14-pin SOP (NR8576A×)
 - 18-pin SOP (NR8576B×)

SERIES CONFIGURATION


Device	Package	Frequency deviation
NR8576AA	14-pin SOP	5 ± 12 ppm
NR8576AB	14-pin SOP	5 ± 23 ppm
NR8576BA	18-pin SOP	5 ± 12 ppm
NR8576BB	18-pin SOP	5 ± 23 ppm

PINOUTS

14-pin SOP




18-pin SOP




PACKAGE DIMENSIONS

Unit: mm


14-pin SOP



18-pin SOP



BLOCK DIAGRAM



PIN DESCRIPTION

Name	I/O	Description
VSS	-	Ground
CE	I	Chip enable. HIGH: Enable LOW: DATA goes high impedance; input on WR, CLK, and DATA stops; and the TM bit is cleared.
FSEL	I	FOUT output frequency select. HIGH: 1 Hz LOW: 32.768 kHz
WR	I	DATA input/output control switch. HIGH: Data input mode (RTC write) LOW: Data output mode (RTC read)
FOE	I	FOUT output enable control. HIGH: The frequency selected by FSEL is output on FOUT. LOW: FOUT goes high impedance.
VDD	-	Supply voltage. Connect a $\geq 0.1~\mu F$ capacitor between VDD and VSS.
CLK	I	System clock input. Data is input (RTC write mode) and output (RTC read mode) on the rising edge of CLK.
DATA	I/O	Data read and write input/output
FOUT	0	Frequency output (output controlled by FOE and frequency selected by FSEL). In 1 Hz output mode, the 1 Hz signal is synchronized to the internal 1 second signal. FOUT output is not affected by the CE signal.
N. C	-	No connection. Leave open for normal use.

SPECIFICATIONS

Absolute Maximum Ratings

$$V_{SS} = 0 \ V$$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V_{DD}	T _a = 25 °C	-0.3 to 7.0	V
Input voltage range	V _{IN}	T _a = 25 °C	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Output voltage range	V _{OUT}	T _a = 25 °C	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Storage temperature range	T _{stg}		-55 to 125	°C
Soldering temperature	T _{sld}		260	°C
Soldering time	t _{sld}		10	S

Recommended Operating Conditions

$$V_{SS} = 0 V$$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V _{DD}		2.5 to 5.5	V
Clock supply voltage range	V _{CLK}		1.4 to 5.5	V
Operating temperature range	T _{opr}		-40 to 85	°C

Oscillator Characteristics

Parameter	Symbol	Condition		Condition		Rating	Unit		
Frequency deviation	Δf/f _O	$T_a = 25 ^{\circ}\text{C},$ $V_{DD} = 5.0 ^{\circ}\text{V}$	NR8576×A	5 ± 12	ppm				
Trequency deviation			NR8576×B	5 ± 23	ppm				
Frequency temperature characteristic	T _{op}	$T_a = -10 \text{ to } 70 ^{\circ}\text{C},$ $V_{DD} = 5.0 \text{V}, 25 ^{\circ}\text{C} \text{ std}$		+10/–120	ppm				
Frequency voltage characteristic	f/V	$T_a = 25 ^{\circ}\text{C},$ $V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$				±2	ppm/V		
Oscillator start time	t _{STA}	$T_a = 25 ^{\circ}\text{C}, V_{DD} = 2.5 \text{V}$		$T_a = 25 ^{\circ}\text{C}, V_{DD} = 2.5 \text{V}$		$T_a = 25 ^{\circ}\text{C}, V_{DD} = 2.5 \text{V}$		3	S
Aging	f _A	$T_a = 25 ^{\circ}\text{C}, V_{DD} = 5.0 \text{V},$ first year				±5	ppm		

DC Electrical Characteristics

 V_{SS} = 0 V, V_{DD} = 5.0 V \pm 10%, T_a = –40 to 85 °C unless otherwise noted

Parameter	Symbol		Condition		Unit		
	Syllibol		Condition		typ	max	Oilit
	I _{DD1}	V _{DD} = 5.0 V	CE = V _{SS} , FOE = V _{SS} ,	-	1.5	3.0	μA
	I _{DD2}	V _{DD} = 3.0 V	FSEL = V _{DD} ,	-	1.0	2.0	μA
Current concumption	I _{DD3}	V _{DD} = 2.0 V	FOUT: floating	-	0.5	1.0	μΑ
Current consumption	I _{DD4}	V _{DD} = 5.0 V	CE = V _{SS} , FOE = V _{DD} ,	-	4.0	10.0	μA
	I _{DD5}	V _{DD} = 3.0 V	FSEL = V _{SS} ,	-	2.5	6.5	μA
	I _{DD6}	V _{DD} = 2.0 V	FOUT: 32 kHz output	-	1.5	4.0	μΑ
HIGH-level input voltage	V _{IH}	CE, FSEL, W	R, FOE, CLK, DATA	0.8V _{DD}	-	-	V
LOW-level input voltage	V _{IL}	CE, FSEL, W	R, FOE, CLK, DATA	-	-	0.2V _{DD}	V
Input OFF leakage current	I _{OFF}		CE, FSEL, WR, FOE, CLK; $V_{IN} = V_{DD}$ or V_{SS}		-	0.5	μA
LUCII loval autout valtaga	V _{OH1}	V _{DD} = 5.0 V	I _{OH} = -1.0 mA; DATA, FOUT	4.5	-	-	V
HIGH-level output voltage	V _{OH2}	V _{DD} = 3.0 V		2.0	-	-	V
LOW level output valtage	V _{OL1}	V _{DD} = 5.0 V	I _{OL} = 1.0 mA;	-	-	0.5	V
LOW-level output voltage	V _{OL2}	V _{DD} = 3.0 V	DATA, FOUT	-	-	0.8	V
Output load fanout	N/C _L	FOUT		2 L	.STTL/30 pF m	ах.	
Output lookago current	I _{OZH}	V _{OUT} = 5.5 V; DATA, FOUT		-1.0	-	1.0	μA
Output leakage current	l _{OZL}	V _{OUT} = 0 V; DATA, FOUT		-1.0	-	1.0	μA
Supply voltage detect threshold voltage	V _{DT}			1.4	1.7	2.0	V


AC Characteristics

 V_{DD} = 3.0 V, V_{SS} = 0 V, T_a = 25 °C unless otherwise noted


			Rating				
Parameter	Symbol	V _{DD} = 5	5V ± 10%	V _{DD} = 3	V _{DD} = 3 V ± 10%		
		min	min max		min max		
CLK clock period	t _{CLK}	0.75	7800	1.5	7800	μs	
CLK LOW-level pulsewidth	t _{CLKL}	0.375	3900	0.75	3900	μs	
CLK HIGH-level pulsewidth	t _{CLKH}	0.375	3900	0.75	3900	μs	
CE setup time	tces	0.375	3900	0.75	3900	μs	
CE hold time	tсен	0.375	-	0.75	-	μs	
CE enable time	t _{CE}	-	0.9	-	0.9	S	
Write data setup time	t _{SD}	0.1	-	0.2	-	μs	
Write data hold time	t _{HD}	0.1	-	0.1	-	μs	
WR setup time	t _{WRS}	100	-	100	-	ns	
WR hold time	t _{WRH}	100	-	100	_	ns	
DATA output delay time	t _{DATD}	-	0.2	_	0.4	μs	
DATA output floating time	t _{DZ}	-	0.1	-	0.2	μs	
Clock rise time	t _{r1}	-	50	-	100	ns	
Clock fall time	t _{f1}	-	50	-	100	ns	
FOUT rise time (C _L = 30 pF)	t _{r2}	-	100	-	200	ns	
FOUT fall time (C _L = 30 pF)	t _{f2}	-	100	-	200	ns	
Disable time (C ₁ = 30 pF)	t _{HZ}	-	100	-	200	ns	
Disable liffle (CL = 50 pr)	t _{LZ}	-	100	-	200	ns	
Enable time (C _L = 30 pF)	t _{ZH}	-	100	-	200	ns	
Litable lifte (OL = 30 bt)	t _{ZL}	-	100	-	200	ns	
FOUT duty cycle (C _L = 30 pF)	Duty	40	60	40	60	%	
Wait time	t _{RCV}	0.95	-	1.9	-	μs	

Timing Diagrams


Data read




Data write




FOUT



Disable/Enable





Note that FOE and FSEL do not have chatter elimination circuits. Consequently, switching either FOE or FSEL during 32 kHz mode operation may generate chatter noise on the FOUT output. Also, note that the 1 Hz and 32 kHz oscillators are not synchronized to each other, so switching intervals shortens the duty cycle. Accordingly, a wait time (≥ chattering time + output frequency period) should be incorporated when switching intervals.


FUNCTIONAL DESCRIPTION

Timer data configuration

- Counter data in BCD code format
- Automatic long/short month and leap-year adjustment
- 24-hour time display
- LSB first write and read data


	MSB							LSB
Second (0 to 59)	FDT	S40	S20	S10	S8	S4	S2	S1
Minute (0 to 59)	*	mi40	mi20	mi10	mi8	mi4	mi2	mi1
Hour (0 to 23)	*	*	h20	h10	h8	h4	h2	h1
Week (1 to 7)					*	w4	w2	w1
Day (1 to 31)	*	*	d20	d10	d8	d4	d2	d1
			•					
Month (1 to 12)	TM	*	*	mo10	mo8	mo4	mo2	mo1
Year (0 to 99)	y80	y40	y20	y10	y8	y4	y2	y1

- 1. * bit: Optional write bits.
- 2. FDT bit: Supply voltage detect bit
 - The FDT bit is set to 1 when the voltage between VDD and VSS falls below 1.7 ± 0.3 V.
 - The FDT bit is reset to 0 for data reads longer than 48 bits. Note that the FDT bit is not reset to 0 for data reads of 47 bits or less.
 - The read/write data bits should be should be set to 0. After the supply voltage is applied, the FDT bit should be set to 0.



3. TM bit: Factory test bit. Should be set to 0 for normal use.

Data Read



Data is output when WR is LOW and CE is HIGH.

Time and calendar data is loaded into shift registers on the first rising edge of the clock CLK, and the seconds' digit LSB is output on DATA.

The data is then loaded and shifted in the sequence second, minute, hour, week, day, and month on the rising edge of CLK, and output on DATA. The output data is valid after 52 rising edges of the clock; data input after 52 cycles does not alter the first 52 bits of valid data.


Within the 52 cycles of valid data, data already input can be output if there is a falling edge of CE after the corresponding number of cycles. For example, the data comprising the second-to-week is output is CE goes LOW after 28 clock cycles.

For continuous data reads, a wait time (t_{RCV}) is required before the next data cycle if CE has gone LOW.

Note that if an update operation (a 1 s carry) occurs during a data read, an error of -1 s in the read data is generated.

The data read time should be completed after $t_{\text{CE}} \! \leq \! 0.9 \; \text{s}.$

Data Write



Data is input when WR is HIGH and CE is HIGH.

The seconds' digit signal to the timer counter stops on the first falling edge of CLK and the counter remains stopped until the next rising edge of CE. The 1 Hz to 128 Hz frequency divider step counters are reset during the interval between the first and second rising edges of CLK.

The data is then input on DATA into the shift register, starting with seconds' digit LSB synchronized with the rising edge of CLK.

After the final data is input into the shift register following 52 cycles, the shift register contents are transferred to the timer counters. Note that a data write must contain 52 bits of input data. If CE goes LOW before 52 bits are input, the input data is invalid. If the input data exceeds 52 bits, data from the 53rd bit is ignored (the first 52 bits remain valid).

The data write time should be completed after $t_{CE} \le 0.9 \text{ s.}$

If a data read occurs immediately after a data write, a wait time (t_{RCV}) is required if CE has gone LOW.

Note that writing null data will cause incorrect operation. All bits must be valid data bits.

NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.



NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome Koto-ku, Tokyo 135-8430, Japan Telephone: 03-3642-6661 Facsimile: 03-3642-6698

NC9603CE 1997.06