

## OVERVIEW

The SM5841D is a digital filter, fabricated in Molybdenum-gate CMOS, for digital audio playback systems.

The SM5841D features 4-times and 8-times oversampling, digital deemphasis, digital attenuation and soft mute functions. It also features a switchable system clock frequency, allowing it to be configured for double-speed playback in CD players.

The SM5841D is available in 18-pin plastic DIPs and 22-pin SOPs.

## FEATURES

- Filter configuration
  - 2-channel, 4-times or 8-times oversampling (interpolation) filter
  - 3-stage interpolation (69-tap + 13-tap + 9-tap)
  - IIR deemphasis filter for accurate gain and phase response
  - Digital attenuator
  - Overflow limiter
  - Crystal oscillator
- Filter characteristics ( $f_s$  = sampling frequency)
  - 0.20  $\pm$  0.03 dB passband (0 to 0.4535 $f_s$ ) ripple
  - 53 dB (min) stopband attenuation (0.5465 $f_s$  to 7.4535 $f_s$  in 8 $f_s$  mode and 0.5465 $f_s$  to 3.4535 $f_s$  in 4 $f_s$  mode)
  - Linear phase (zero group delay)
- Input/output
  - 16-bit serial data input (2s-complement, MSB-first, normal/IIS selectable)
  - 16-, 18- or 20-bit serial data output (4 $f_s$  L/R or 8 $f_s$  L/R alternating, 2s-complement, MSB-first, stereo/bilingual mode select)
  - TTL-compatible
- CD player normal/double-speed playback
  - 384 $f_s$  system clock at  $f_s$  = 44.1 kHz (normal)
  - 192 $f_s$  system clock at  $f_s$  = 88.2 kHz (double speed)
- 5 V supply voltage
- 18-pin plastic DIP or 22-pin SOP
- Molybdenum-gate CMOS process

### Filter functions


- 1st-order noise shaper (ON/OFF selectable)
- Soft muting
- Digital attenuation
- Digital deemphasis (for 32, 44.1 and 48 kHz)

## APPLICATIONS


- CD playback systems (normal or double speed)
- DAT playback systems (normal speed)
- PCM playback systems (normal speed)

## PINOUTS

### 18-pin DIP




### 22-pin SOP




PACKAGE DIMENSIONS

Unit: mm


18-pin DIP



22-pin SOP



BLOCK DIAGRAM



PIN DESCRIPTION

Number		Name	I/O	Description
SOP	DIP			
1	1	$\overline{\text{CKSL}}$	ip	Normal/double-speed mode select. Normal (384fs) when HIGH, and double speed (256fs) when LOW.
2	2	XTI	i	Oscillator input connection. 16.9344 MHz CD system frequency with 384fs at fs = 44.1 kHz or 192fs at fs = 88.2 kHz.
3	3	XTO	o	Oscillator output connection
4	4	CKO	o	Oscillator output clock (same frequency as XTI)

## SM5841D

Number		Name	I/O	Description
SOP	DIP			
5	5	VSS		Ground
6	–	NC		No connection
7	–	NC		No connection
8	6	MDT	ip	Digital attenuator and mode set data
9	7	MCK	ip	Digital attenuator and mode set clock
10	8	MLE	ip	Digital attenuator and mode set latch enable
11	9	RST	ip	System reset
12	10	BCKO	o	Output bit clock
13	11	DOR	o	Right-channel data output. 8fs data output when the OMOD flag is LOW, and 4fs when OMOD is HIGH.
14	12	DOL	o	Left-channel data output. 8fs data output when the OMOD flag is LOW, and 4fs when OMOD is HIGH.
15	13	WCKO	o	Output word clock
16	14	VDD		5 V supply
17	–	NC		No connection
18	–	NC		No connection
19	15	NC		No connection
20	16	LRCI	ip	Input data sample rate (fs) clock
21	17	BCKI	ip	Input bit clock
22	18	DIN	ip	Data input

### Note

i = input, ip = input with pull-up resistor, o = output

## SPECIFICATIONS

### Absolute Maximum Ratings

$V_{SS} = 0$  V

Parameter	Symbol	Rating	Unit
Supply voltage range	$V_{DD}$	–0.3 to 7.0	V
Input voltage range	$V_{IN}$	–0.3 to $V_{DD} + 0.3$	V
Power dissipation	$P_D$	400	mW
Storage temperature range	$T_{stg}$	–40 to 125	deg. C
Soldering temperature	$T_{sld}$	255	deg. C
Soldering time	$t_{sld}$	10	s

## Recommended Operating Conditions

$$V_{SS} = 0 \text{ V}$$

Parameter	Symbol	Rating	Unit
Supply voltage range	$V_{DD}$	4.75 to 5.50	V
Operating temperature range	$T_{opr}$	-20 to 80 (normal speed)	deg. C
		-20 to 70 (double speed)	

## DC Electrical Characteristics

$$V_{DD} = 4.75 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_a = -20 \text{ to } 80 \text{ deg. C unless otherwise noted}$$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Normal-speed mode supply current	$I_{DD1}$	$V_{DD} = 5.0 \text{ V}$ , $f_{sys} = 384 \text{ fs} = 20.0 \text{ MHz}$ , no load	-	-	35	mA
Double-speed mode supply current	$I_{DD2}$	$V_{DD} = 5 \text{ V}$ , $f_{sys} = 192 \text{ fs} = 18.5 \text{ MHz}$ , no load, $T_a = -20 \text{ to } 70 \text{ deg. C}$	-	-	70	mA
XTI HIGH-level input voltage	$V_{IH1}$		$0.7V_{DD}$	-	-	V
XTI LOW-level input voltage	$V_{IL1}$		-	-	$0.3V_{DD}$	V
XTI AC input voltage	$V_{INAC}$	AC coupling, sine wave input	$0.3V_{DD}$	-	-	$V_{p-p}$
HIGH-level input voltage	$V_{IH2}$	See note 1.	2.4	-	-	V
LOW-level input voltage	$V_{IL2}$		-	-	0.5	V
HIGH-level output voltage	$V_{OH}$	$I_{OH} = -0.4 \text{ mA}$ . See note 2.	2.5	-	-	V
LOW-level output voltage	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$ . See note 2.	-	-	0.4	V
XTI HIGH-level input leakage current	$I_{LH1}$	$V_{IN} = V_{DD}$	-	10	20	$\mu\text{A}$
XTI LOW-level input leakage current	$I_{LL1}$	$V_{IN} = 0 \text{ V}$	-	10	20	$\mu\text{A}$
HIGH-level input leakage current	$I_{LH2}$	$V_{IN} = V_{DD}$ . See note 1.	-	-	1.0	$\mu\text{A}$
LOW-level input current	$I_{IL}$	$V_{IN} = 0 \text{ V}$ . See note 1.	-	10	20	$\mu\text{A}$

### Notes

1. Pins LRCI, DIN, BCKI,  $\overline{\text{CKSL}}$ , MDT, MCK,  $\overline{\text{MLE}}$  and  $\overline{\text{RST}}$
2. Pins CKO, DOL, DOR, BCKO and WCKO

## AC Electrical Characteristics

$V_{DD} = 4.75$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $80$  deg. C for normal-speed operation.  
 $V_{DD} = 4.75$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = -20$  to  $70$  deg. C for double-speed operation.  
 Typical values are measured at  $f_s = 44.1$  kHz.

### System clock


#### Crystal oscillator operation

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Oscillator frequency	$f_{MAX}$	Normal speed, CKSL = HIGH	4.0	16.9	20.0	MHz
		Double speed, CKSL = LOW	4.0	16.9	18.5	

#### External clock input operation

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
XTI HIGH-level clock pulsewidth	$t_{CWH}$	Normal speed, CKSL = HIGH	21.7	29.5	125	ns
		Double speed, CKSL = LOW	27	29.5	125	
XTI LOW-level clock pulsewidth	$t_{CWL}$	Normal speed, CKSL = HIGH	21.7	29.5	125	ns
		Double speed, CKSL = LOW	27	29.5	125	
XTI clock pulse time	$t_{XI}$	Normal speed, CKSL = HIGH	51.7	59	250	ns
		Double speed, CKSL = LOW	54	59	250	

#### System clock timing waveform




#### Serial input timing (BCKI, DIN, LRCI)

Parameter	Symbol	Rating			Unit
		min	typ	max	
BCKI HIGH-level pulsewidth	$t_{BCWH}$	50	-	-	ns
BCKI LOW-level pulsewidth	$t_{BCWL}$	50	-	-	ns
BCKI pulse period	$t_{BCY}$	100	-	-	ns
DIN setup time	$t_{DS}$	50	-	-	ns
DIN hold time	$t_{DH}$	50	-	-	ns

## SM5841D

Parameter	Symbol	Rating			Unit
		min	typ	max	
Last BCKI rising edge to LRCI edge	$t_{BL}$	50	–	–	ns
LRCI edge to first BCKI rising edge	$t_{LB}$	50	–	–	ns

### BCKI, DIN and LRCI input timing waveform




### Control input timing (MDT, MCK, MLE)

Parameter	Symbol	Rating			Unit
		min	typ	max	
MDT setup time	$t_{MDS}$	40	–	–	ns
MDT hold time	$t_{MDH}$	40	–	–	ns
MLE setup time	$t_{MCS}$	60	–	–	ns
MLE hold time	$t_{MCH}$	40	–	–	ns
MLE LOW-level pulsewidth	$t_{MEWL}$	40	–	–	ns
MLE HIGH-level pulsewidth	$t_{MEWH}$	40	–	–	ns
MLE pulse interval	$t_{MLEY}$	6	–	–	$t_{sys}$

#### Note

$t_{sys}$  = system clock cycle time (1/384fs when  $\overline{CKSL} = \text{HIGH}$  and 1/192fs when  $\overline{CKSL} = \text{LOW}$ )

### Control input timing waveform



Reset timing

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
$\overline{\text{RST}}$ LOW-level pulsewidth	$t_{\text{RST}}$	At power-on	1	–	–	$\mu\text{s}$
		At other times	50	–	–	ns


Output timing

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Oscillator input to output delay	$t_{\text{XTO}}$	XTI falling edge to XTO rising edge	3	–	20	ns
Oscillator input to clock output delay	$t_{\text{CKO}}$	XTI falling edge to CKO falling edge	7	–	30	ns
Oscillator input to bit clock output delay (CKSL = HIGH)	$t_{\text{sbH}}$	XTI falling edge to BCKO rising edge	10	–	60	ns
	$t_{\text{sbL}}$	XTI falling edge to BCKO falling edge	10	–	60	ns
Oscillator input to bit clock output delay (CKSL = LOW)	$t_{\text{sbH}}$	XTI rising edge to BCKO rising edge	10	–	60	ns
	$t_{\text{sbL}}$	XTI falling edge to BCKO falling edge	10	–	60	ns
Bit clock output to data output and word clock output delay	$t_{\text{bdH}}$	BCKO falling edge to rising-edge output	0	–	20	ns
	$t_{\text{bdL}}$	BCKO falling edge to falling-edge output	0	–	20	ns

Note

All measurements with 15 pF load

Output timing waveform




**Filter Characteristics**


**SM5841D 4-times interpolation filter**

Parameter	Frequency		Rating (dB)		
	f	@fs = 44.1 kHz	min	typ	max
Passband attenuation	0 to 0.4535fs	0 to 20 kHz	-	0.20	-
Passband ripple			-0.03	-	0.03
Stopband attenuation	0.5465fs to 3.4535fs	21.4 to 152 kHz	53	-	-

**4fs filter frequency characteristic (Deemphasis OFF)**




**4fs filter passband characteristic (Deemphasis OFF)**






4fs filter band-transition characteristic (Deemphasis OFF)




SM5841D 8-times interpolation filter

Parameter	Frequency		Rating (dB)		
	f	@fs = 44.1 kHz	min	typ	max
Passband attenuation	0 to 0.4535fs	0 to 20 kHz	-	0.20	-
Passband ripple			-0.03	-	0.03
Stopband attenuation	0.5465fs to 3.4535fs	21.4 to 152 kHz	53	-	-
	3.4535fs to 4.5465fs	152 to 201 kHz	50	-	-
	4.5465fs to 7.4535fs	201 to 328 kHz	53	-	-


8fs filter frequency characteristic (Deemphasis OFF)



8fs filter passband characteristic (Deemphasis OFF)



8fs filter band-transition characteristic (Deemphasis OFF)




Deemphasis filter

Parameter		Sampling frequency (fs)		
		32 kHz	44.1 kHz	48 kHz
Passband bandwidth (kHz)		0 to 14.5	0 to 20.0	0 to 21.7
Deviation from ideal characteristics	Attenuation (dB)	-0.40 to 0.35	-0.05 to 0.15	-0.30 to 0.05
	Phase, $\theta$ ( $^\circ$ )	-2 to 19	-1 to 15	-1 to 14

## FUNCTIONAL DESCRIPTION

### SM5841D Arithmetic Block



### Oversampling (Interpolation)

The SM5841D performs 4-times or 8-times oversampling using a three-stage FIR interpolation filter. Each filter stage interpolates the signal by a factor of two, giving an overall interpolation factor of eight. Sampling noise components are attenuated by the interpolation filter to greater than 53 dB in the 0.5465fs to 7.4535fs (8fs mode) and 0.5465fs to 3.4535fs (4fs mode) stopband.

### Digital Deemphasis

The deemphasis filter is in cascade with the oversampling filters. It is implemented using an IIR filter, and reproduces the deemphasis gain and phase characteristics more faithfully than conventional analog deemphasis filters. Deemphasis is enabled when DEEM is HIGH, and disabled when DEEM is LOW. After initialization (system reset), deemphasis is OFF.

The filter coefficients change according to the selected sampling frequency, fs.

FSEL1	FSEL2	Sampling frequency
LOW	LOW	44.1 kHz
LOW	HIGH	48 kHz
HIGH	LOW	44.1 kHz
HIGH	HIGH	32 kHz

### Note

This table applies for normal-speed mode. For double-speed mode, the sampling frequency changes to 88.2 kHz.

After initialization (system reset), 44.1 kHz sampling frequency is selected.

## Digital Attenuator (MDT, MCK, $\overline{MLE}$ )

The digital attenuator is used for the attenuation and mute functions. An external attenuation coefficient is loaded into an attenuation register using MDT, MCK and  $\overline{MLE}$ , as shown in figure 1.

The 7-bit attenuation level set data is input on MDT (MSB = LOW), MSB-first and clocked on the falling edge of MCK.

Both the left and right channels are attenuated simultaneously by an amount

$$\text{Attenuation} = 20 \times \log_{10} (1 - \text{DATT}/127) \text{ dB}$$

where DATT is the contents of the attenuation register. When DATT = 127, the attenuation is infinite (mute function). The register is reset to 0 at system reset.




Figure 1. Attenuation data

When a new DATT attenuation coefficient is loaded, the attenuation ramps up or down to the level set by the new coefficient as shown in figure 2. If another attenuation coefficient is loaded before

this new level is reached, the gain ramps in the direction of the latest set level. This occurs because coefficients are temporarily stored in a different register.




Figure 2. Attenuation level changes

## Soft Mute

The oversampled output can be muted using the MUTE flag. Muting is ON when MUTE is HIGH, and OFF when MUTE is LOW.

When MUTE is HIGH, the maximum attenuation coefficient 127 is loaded into the temporary-storage register and the attenuation slowly changes to  $\infty$  dB.

When MUTE is LOW, the value in the temporary-storage register is the value just before

MUTE went LOW. If the external attenuation coefficient changes, the attenuation slowly changes to that new value.

The time taken to increase the attenuation from 0 (DATT = 1) to  $\infty$  dB (DATT = 127) is approximately  $1024/f_s$ , which is approximately 23.2 ms at  $f_s = 44.1$  kHz.

Muting is set to OFF at system reset.

### System Clock (XTI, XTO, CKO, $\overline{\text{CKSL}}$ )

The system clock has 192fs and 384fs selectable frequencies for double-speed and normal-speed CD playback, respectively. The clock can be generated either externally (input on XTI) or internally (crystal oscillator between XTI and XTO).

The clock is output on CKO, where the frequency is set by the level on  $\overline{\text{CKSL}}$  as shown in table 1.

Table 1. System clock select

$\overline{\text{CKSL}}$	Mode	Clock frequency	Clock input	Internal operating frequency	Serial output clock frequency
LOW	Double speed	192fs	External clock on XTI OR Crystal oscillator between XTI and XTO	128fs	96fs
HIGH	Normal speed	384fs		128fs	192fs

### Mode Flags (MDT, MCK, $\overline{\text{MLE}}$ )

The mode flags are set by data on the serial data interface pins (MDT, MCK and  $\overline{\text{MLE}}$ ).

the rising edge of the  $\overline{\text{MLE}}$  latch enable. Therefore, data preceding the 8-bit input should be set to 1 (HIGH).

Mode flag data on MDT is clocked on the falling edge of MCK, and then shifted in a shift register on the rising edge of MCK. Data should, therefore, change on the falling edge of MCK.

The mode flags set are selected by the state of B1 and B2.

The input data in the internal SIPO (serial-in, parallel-out register) is latched into the mode register on




Figure 3. Mode flag setting 1




Figure 4. Mode flag setting 2

SM5841D

Table 2. Mode flag description

B1	B2	Bit	Mode flag	Mode function select			Default at reset		
				Description	H/L	Function			
HIGH	LOW	3	BILL	Bilingual output select		BILL	BIRR	Output	Stereo
						LOW	LOW	Stereo	
		LOW	HIGH			RR			
		HIGH	LOW			LL			
		HIGH	HIGH			Stereo			
		5	FSEL1	Deemphasis filter sampling frequency		FSEL1	FSEL2	Frequency	44.1 kHz
						LOW	LOW	44.1 kHz	
		LOW	HIGH			48.0 kHz			
		HIGH	LOW			44.1 kHz			
		HIGH	HIGH			32.0 kHz			
7	DEEM	Deemphasis select	LOW	Deemphasis OFF		OFF			
				Deemphasis ON					
8	MUTE	Mute select	LOW	Mute OFF		OFF			
				Mute ON					
LOW	HIGH	3	IIS	Serial input format select	LOW	Normal serial input		Normal	
						HIGH	IIS serial input		
		4	LRPL	LRCL polarity	LOW		Left/right = HIGH/LOW		HIGH/LOW
						HIGH	Left/right = LOW/HIGH		
		5	OMOD	Output mode	LOW		8fs L/R alternating		8fs L/R alternating
						HIGH	4fs L/R alternating		
		6	OW16	Output bit word length select			OW16	OW20	Output length
						LOW	LOW	18-bit	
		LOW	HIGH			20-bit			
		7	OW20			HIGH	LOW	16-bit	
HIGH	HIGH					18-bit			
8	NSOF	Noise shaper select	LOW	Noise shaper ON		ON			
				HIGH	Noise shaper OFF				

## Audio Data Input (DIN, BCKI, LRCI, LRPL flags)

The input is in 16-bit, 2s-complement, MSB-first, serial data format.

The IIS flag selects the IIS serial input format. The SM5841D supports IIS-format data at frequencies above 32fs, including 64fs. Normal format is selected at system reset.

### Input timing

Serial input data on DIN is clocked into an SIPO register on the rising edge of the BCKI bit clock, and then converted into parallel data.

The SIPO output data for each channel is latched into either the left-channel or right-channel input register on the rising/falling edge of LRCI.

The timing of the arithmetic and output circuits is independent of the input timing. Accordingly, phase differences between LRCI, BCKI and XTI do not cause incorrect operation, and data input clock jitter does not generate jitter in the output clock.




Figure 5. Normal data format (IIS = LOW)




Figure 6. IIS data format (IIS = HIGH)

**Data Output (DOL, DOR, BCKO, WCKO, OMOD flag, OW16 flag, OW20 flag)**

The output is in 2s-complement, MSB-first serial format. The output word length is 16-, 18- or 20-bit selectable using the OW16 and OW20 mode flags. 18-bit format is selected at system reset.

The BILL and BIRR flags select the output mode—LL, RR or stereo. LL (and RR) are mono modes where both channels output the left-channel (right-channel) signal. Stereo is selected at reset.

The output timing mode is selected by the OMOD flag. 8fs and 4fs alternating left/right output are supported. 8fs is selected at system reset.

Left- and right-channel data is output serially on two pins (simultaneous or parallel channels), with timing as shown in table 3.

Table 3. Output timing

Parameter	Symbol	Output mode	
		8fs L/R alternating	4fs L/R alternating
Bit clock rate	$t_B$	1/192fs	1/96fs
Data word length	$t_{DW}$	24t <sub>B</sub>	24t <sub>B</sub>




Figure 7. 8fs data output timing (OMOD = LOW)

**Note**

In 18-bit mode, pulses 17 and 18 are output, and in 20-bit mode, pulses 17 to 20 are output.




Figure 8. 4fs data output timing (OMOD = HIGH)

**Note**

In 18-bit mode, pulses 1 to 9 are output, and in 20-bit mode, pulses 1 to 10 are output.



## System Reset

The SM5841D must be reset at power-ON and when  $\overline{\text{CKSL}}$  changes state by applying a LOW-level pulse on  $\overline{\text{RST}}$ .

The following conditions occur at system reset.

1. The arithmetic and output timing counters are reset on the next LRCI start edge after XTI has stabilized.
2. All data flags are reset to LOW when  $\overline{\text{RST}}$  goes HIGH.
3. Mute attenuation is reset to OFF when  $\overline{\text{RST}}$  goes HIGH.

A power-ON reset pulse can be applied from a controlling microprocessor, or by connecting a 300 pF capacitor between  $\overline{\text{RST}}$  and VSS for systems where XTI and LRCI stabilize simultaneously. For others systems that do not use a microcontroller, XTI and LRCI must stabilize before  $\overline{\text{RST}}$  goes HIGH. A larger capacitor can be used to ensure that this occurs.

If the system clock becomes corrupted or develops jitter such that the timing increases above  $\pm 3/8 \times$  (LRCI clock frequency), then the internal timing will automatically reset on the next LRCI start edge. This timing re-synchronization can generate an output click noise.

## Output Muting

When  $\overline{\text{RST}}$  goes LOW, DOL and DOR go LOW, immediately muting the output words. Muting is released and timing re-synchronized on the third LRCI rising edge after  $\overline{\text{RST}}$  goes HIGH. The BCKO and WCKO clock outputs do not stop.

Furthermore, when  $\overline{\text{CKSL}}$  changes state, LRPL changes state or the internal timing re-synchronizes, as shown in figure 9, output muting and release occurs just as when  $\overline{\text{RST}}$  goes LOW.




Figure 9. System reset timing and output muting

**TIMING DIAGRAMS**

**Input Timing (DIN, BCKI, LRCI)**




Figure 10. Input timing 1 (IIS = LOW, LRPL = LOW)

**Note**

The asterisk in the figure above denotes the signal frequency in double-speed mode.




Figure 11. Input timing 2 (IIS = HIGH, LRPL = HIGH)

**Output Timing (DOL, DOR, BCKO, WCKO)**




Figure 12. 8fs output timing 1 (OMOD = LOW)

**Note**

The number of DOL and DOR bits and the number of BCKO pulses within each word are determined by the  $\overline{OW16}$  and  $\overline{OW20}$  flags.





Figure 13. 4fs output timing 2 (OMOD = HIGH)

**Note**

The number of DOL and DOR bits and the number of BCKO pulses within each word are determined by the  $\overline{OW16}$  and  $\overline{OW20}$  flags.


APPLICATION CIRCUITS

Input Interface Circuits




Output Interface Circuits


18-bit dual D/A converter (8fs L/R simultaneous output mode)



16-bit D/A converter



NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.

 <p>NIPPON PRECISION CIRCUITS INC.</p>	<p>NIPPON PRECISION CIRCUITS INC.                  4-3, Fukuzumi 2-chome                  Koto-ku, Tokyo 135-8430, Japan                  Telephone: 03-3642-6661                  Facsimile: 03-3642-6698</p>
---	--