

August 1998

100301 Low Power Triple 5-Input OR/NOR Gate

General Description


The 100301 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 $k\Omega$ pull-down resistors and all outputs are buffered.

- 2000V ESD protection
- Pin/function compatible with 100101
- Voltage compensated operating range = -4.2V to -5.7V
 Standard Microcircuit Drawing
- (SMD) 5962-9152801

Features


23% power reduction of the 100101

Logic Symbol



Pin Names	Description					
D _{na} , D _{nb} , D _{nc}	Data Inputs					
O _a , O _b , O _c	Data Outputs					
$\overline{O}_{a}, \overline{O}_{b}, \overline{O}_{c}$	Complementary Data Outputs					

© 1998 National Semiconductor Corporation DS100302



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD (Note 2)

Recommended Operating Conditions

Case Temperature (T_C) Military

>2000V

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Military Version DC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	т _с	Conditions		Notes	
V _{OH}	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C				
		-1085	-870	mV	–55°C	$V_{IN} = V_{IH(Max)}$	Loading with	(Notes 3, 4, 5)	
VoL	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	or V _{IL} (Min)	50Ω to -2.0V	(110165 5, 4, 5)	
		-1830	-1555	mV	–55°C]			
V _{OHC}	Output HIGH Voltage	-1035		mV	0°C to +125°C				
		-1085		mV	–55°C	$V_{IN} = V_{IH(Min)}$	Loading with	(Notes 3, 4, 5)	
V _{OLC}	Output LOW Voltage		-1610	mV	0°C to +125°C	or V _{IL} (Max)	50Ω to -2.0V		
			-1555	mV	–55°C]			
VIH	Input HIGH Voltage	-1165	-870	mV	–55°C to +125°C	Guaranteed HIGH Signal		(Notes 3, 4, 5,	
			for All Inputs			6)			
VIL	Input LOW Voltage	-1830	-1475	mV	–55°C to +125°C	°C Guaranteed LOW Signal		(Notes 3, 4, 5,	
						for All Inputs		6)	
IL	Input LOW Current	0.50		μA	–55°C to +125°C	$V_{EE} = -4.2V$		(Notes 3, 4, 5)	
						$V_{IN} = V_{IL(Min)}$			
I _{IH}	Input HIGH Current		240	μA	0°C to +125°C	V _{EE} = -5.7V		(Notes 3, 4, 5)	
			340	μA	–55°C	$V_{IN} = V_{IH}$ (Max)			
I _{EE}	Power Supply	-32	-12	mA	-55°C to +125°C	Inputs Open		(Notes 3, 4, 5)	
	Current								

Note 3: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 4: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 5: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 6: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL} .

AC Electrical Characteristics

Symbol	Parameter	T _c =	–55°C	T _c =	+25°C	T _C = 4	⊦125°C	Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max	1		
t _{PLH}	Propagation Delay	0.25	1.70	0.30	1.50	0.30	1.80	ns		(Notes 7, 8, 9
t _{PHL}	Data to Output								Figures 1, 2	11)
t _{TLH}	Transition Time	0.30	1.20	0.30	1.20	0.30	1.20	ns		(Note 10)
t _{THL}	20% to 80%, 80% to 20%									

Note 3: Provides "cold start" specs which can be considered a worst case condition at cold temperature such sets (), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures. Note 8: Screen tested 100% on each device at +25°C temperature only, Subgroup A9.


Note 9: Sample tested (Method 5005, Table I) on each manufactured lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.


AC Electrical Characteristics (Continued)

Note 10: Not tested at +25°C, +125°C, and -55°C temperature (design characterization data).

Note 11: The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

Test Circuitry





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

R	National Semiconductor Corporation Americas	National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86	National Semiconductor Asia Pacific Customer Response Group	National Semiconductor Japan Ltd. Tel: 81-3-5620-6175
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58	Email: sea.support@nsc.com	
www.national.com		Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.