July 1998

54ABT16646

\_

# 💊 National Semiconductor

## 54ABT16646 16-Bit Transceivers and Registers with TRI-STATE® **Outputs**

\_

#### **General Description**

The 'ABT16646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control OE and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\overline{\text{OE}}$  is Active LOW. In the isolation mode (control OE HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

#### **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- A and B output sink capability of 48 mA, source
- capability of 24 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9450202

#### **Ordering Code**

-



www.national.com



2

Fu	Function Table								
 Inputs						Data I/O	(Note 1)	Output Operation Mode	
OE₁	DIR <sub>1</sub>	CPAB <sub>1</sub>	CPBA <sub>1</sub>	SAB <sub>1</sub>	SBA <sub>1</sub>	A <sub>0-7</sub>	B <sub>0-7</sub>		
Н	Х	H or L	H or L	Х	Х			Isolation	
Н	Х	Ν	Х	Х	Х	Input	Input	Clock An Data into A Register	
н	Х	Х	Ν	Х	Х			Clock Bn Data Into B Register	
L	Н	Х	Х	L	Х			An to Bn—Real Time (Transparent Mode)	
L	н	Ν	Х	L	Х	Input	Output	Clock An Data to A Register	
L	Н	H or L	Х	Н	Х			A Register to Bn (Stored Mode)	
L	н	Ν	Х	н	Х			Clock An Data into A Register and Output to Bn	
L	L	Х	Х	Х	L			Bn to An — Real Time (Transparent Mode)	
L	L	Х	Ν	Х	L	Output	Input	Clock Bn Data into B Register	
L	L	Х	H or L	Х	н			B Register to An (Stored Mode)	
L	L	Х	Ν	Х	н			Clock Bn into B Register and Output to An	

H = HIGH Voltage Level X = Immaterial

L = LOW Voltage Level N = LOW-to-HIGH Transition.

Note 1: The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

PrintDate=1998/07/14 PrintTime=11:10:43 43606 ds100226 Rev. No. 1 cmserv **Proof** 

3

www.national.com



+

4

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	
Ceramic	–55°C to +175°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or	
Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to $V_{\rm CC}$
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)
DC Latchup Source Current	–500 mA

Over Voltage Latchup (I/O)

+

# Recommended Operating Conditions

Free Air Ambient Temperature	
Military	–55°C to +125°C
Supply Voltage	
Military	+4.5V to +5.5V
Minimum Input Edge Rate	$(\Delta V/\Delta t)$
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns
<b>Note 2:</b> Absolute maximum ratings are value be damaged or have its useful life impaired. F conditions is not implied.	s beyond which the device may unctional operation under these

10V

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

+

Symbol	Parameter		BT1664	46	Units	V <sub>cc</sub>	Conditions
		Min	Тур	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage 54ABT	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
	54ABT	2.0					$I_{OH} = -24 \text{ mA}, (A_n, B_n)$
V <sub>OL</sub>	Output LOW Voltage 54ABT			0.55	V	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$
VID	Input Leakage Test	4.75			V	0.0	$I_{ID}$ = 1.9 µA, (Non-I/O Pins)
							All Other Pins Grounded
IIH	Input HIGH Current			5	μA	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 5)
							V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current			7	μA	Max	$V_{IN}$ = 7.0V (Non-I/O Pins)
	Breakdown Test						
I <sub>BVIT</sub>	Input HIGH Current			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
I <sub>IL</sub>	Input LOW Current			-5	μA	Max	$V_{IN}$ = 0.5V (Non-I/O Pins) (Note 5)
							V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			50	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-50	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$
l <sub>os</sub>	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I <sub>zz</sub>	Izz Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I <sub>CCH</sub>	Power Supply Current			2.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			60	mA	Max	All Outputs LOW
I <sub>ccz</sub>	Power Supply Current			2.0	mA	Max	Outputs TRI-STATE; All Others
							GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							All Other Outputs at V <sub>CC</sub> or GND
ICCD	Dynamic I <sub>CC</sub> No Load						Outputs Open
	(Note 5)			0.23	mA/MHz	Max	OE, DIR, and SEL = $GND$ ,
							Non-I/O = GND or $V_{CC}$ (Note 4)
							One Bit toggling, 50% duty cycle

5

+

www.national.com

#### DC Electrical Characteristics (Continued)

Note 4: For 8-bit toggling,  $I_{CCD} < 1.4$  mA/MHz. Note 5: Guaranteed but not tested.

#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Max	Units	V <sub>cc</sub>	Conditions $C_L = 50 \text{ pF}, R_L = 500\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>		1.0	V	5.0	T <sub>A</sub> = 25°C (Note 6)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>		-1.5	V	5.0	$T_A = 25^{\circ}C$ (Note 6)

+

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

#### **AC Electrical Characteristics**

		54A	BT			
		T <sub>A</sub> = -55°C	to +125°C	-	Fig.	
Symbol	Parameter	$V_{\rm CC} = 4.1$	5V–5.5V	Units	No.	
		C <sub>L</sub> = 5	50 pF			
		Min	Max			
f <sub>max</sub>	Max Clock Frequency	125		MHz		
t <sub>PLH</sub>	Propagation Delay	1.0	6.9	ns	Figure 8	
t <sub>PHL</sub>	Clock to Bus	1.0	7.7			
t <sub>PLH</sub>	Propagation Delay	1.0	5.8	ns	Figure 8	
t <sub>PHL</sub>	Bus to Bus	1.0	7.0			
t <sub>PLH</sub>	Propagation Delay	1.0	7.1	ns	Figure 8	
t <sub>PHL</sub>	SBA <sub>n</sub> or SAB <sub>n</sub> to A <sub>n</sub> to B <sub>n</sub>	1.0	7.2			
t <sub>PZH</sub>	Enable Time	1.0	6.4	ns	Figure 10	
t <sub>PZL</sub>	$\overline{OE}_n$ to $A_n$ or $B_n$	1.0	6.5			
t <sub>PHZ</sub>	Disable Time	1.0	7.6	ns	Figure 10	
t <sub>PLZ</sub>	$\overline{OE}_n$ to $A_n$ or $B_n$	1.0	6.5			
t <sub>PZH</sub>	Enable Time	1.0	6.4	ns	Figure 10	
t <sub>PZL</sub>	DIR <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.0	6.7			
t <sub>PHZ</sub>	Disable Time	1.0	8.1	ns	Figure 10	
t <sub>PLZ</sub>	DIR <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	1.0	7.1			

### AC Operating Requirements

		54	ABT		
		T <sub>A</sub> = -55°	C to +125°C		Fig.
Symbol	Parameter	V <sub>CC</sub> = 4	.5V–5.5V	Units	No.
		C <sub>L</sub> =	50 pF		
		Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH	4.0		ns	Figure 11
t <sub>S</sub> (L)	or LOW Bus to Clock				
t <sub>H</sub> (H)	Hold Time, HIGH	0.5		ns	Figure 11
t <sub>H</sub> (L)	or LOW Bus to Clock				
t <sub>W</sub> (H)	Pulse Width,	4.3		ns	Figure 9
t <sub>W</sub> (L)	HIGH or LOW				

www.national.com

+

Capacitance							
Symbol	Parameter	Тур	Units	Conditions			
				T <sub>A</sub> = 25°C			
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0V (non I/O pins)			
C <sub>I/O</sub> (Note 7)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$			

Note 7:  $C_{I/O}$  is measured at frequency, f = 1 MHz, per MIL-STD-883B, Method 3012.

#### AC Loading

+



FIGURE 5. Standard AC Test Load





Ampli- tude	Rep. Rate	t <sub>w</sub>	t <sub>r</sub>	t <sub>f</sub>
3V	1 MHz	500 ns	2.5 ns	2.5 ns





FIGURE 8. Propagation Delay Waveforms for Inverting and Non-Inverting Functions



DS100226-13 FIGURE 10. TRI-STATE Output HIGH and LOW Enable and Disable Times

www.national.com

PrintDate=1998/07/14 PrintTime=11:10:44 43606 ds100226 Rev. No. 1 cmserv Proof

7

7



THIS PAGE IS IGNORED IN THE DATABOOK

+

9

+

9



+

PrintDate=1998/07/14 PrintTime=11:10:44 43606 ds100226 Rev. No. 1 cmserv **Proof**