

### 54AC646

# Octal Transceiver/Register with TRI-STATE® Outputs

### **General Description**


The 'AC646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental data handling functions available are illustrated in *Figures 1, 2, 3, 4*.

- Multiplexed real-time and stored data transfers
- TRI-STATE outputs
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- 'ACT646 has TTL compatible inputs
- Standard Microcircuit Drawing (SMD)
  - -- 'AC646: 5962-89682

### **Features**

■ Independent registers for A and B buses

### **Logic Symbols**



Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Register A Inputs
	Data Register A Outputs
B <sub>0</sub> -B <sub>7</sub>	Data Register B Inputs
	Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
G	Output Enable Input
DIR	Direction Control Input

IEEE/IEC							
G DIR CPBA SBA CCPAB SAB A0 A1 A2 A3 A4 A5 A6	G3 3 EN1 (BA) > C4 65 > C6 67  ▼1 5 40 60 7 1 7 1 7		B <sub>1</sub> B <sub>2</sub> B <sub>3</sub> B <sub>4</sub> B <sub>5</sub> B <sub>6</sub>				
A <sub>7</sub>		-	<b>→</b> B <sub>7</sub>				
		'	DS100231-2				


TRI-STATE® is a registered trademark of National Semiconductor Corporation.

### **Connection Diagrams**

# Pin Assignment for DIP and Flatpak



# Pin Assignment for LCC



Real Time Transfer A-Bus to B-Bus





FIGURE 1.

### Real Time Transfer B-Bus to A-Bus



Storage from Bus to Register




FIGURE 3.

### Transfer from Register to Bus



FIGURE 4.

### **Function Table**

	Inputs		Data I/O (Note 1)		Function			
G	DIR	CPAB	СРВА	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> -B <sub>7</sub>	
Н	Х	H or L	H or L	Χ	Χ			Isolation
Н	Χ	~	X	Χ	Χ	Input	Input	Clock A <sub>n</sub> Data into A Register
Н	Χ	Χ	~	Χ	Χ			Clock B <sub>n</sub> Data into B Register
L	Н	Х	Х	L	Χ			A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)
L	Н	~	X	L	Χ	Input	Output	Clock A <sub>n</sub> Data into A Register
L	Н	H or L	X	Н	Χ			A Register to B <sub>n</sub> (Stored Mode)
L	Н	~	Χ	Н	Χ			Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> — Real Time (Transparent Mode)
L	L	Χ	~	Χ	L	Output	Input	Clock B <sub>n</sub> Data into B Register
L	L	Χ	H or L	Χ	Н			B Register to A <sub>n</sub> (Stored Mode)
L	L	Χ	~	Χ	Н			Clock B <sub>n</sub> Data into B Register and Output to A <sub>n</sub>

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

# COSTAGE STATE CHANNELS COSTAGE STATE CHANNELS COSTAGE STATE CHANNELS COSTAGE STATE CHANNELS COSTAGE STATE CHANNELS

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V DC Input Diode Current (I<sub>IK</sub>)  $V_1 = -0.5V$ -20 mA  $V_I = V_{CC} + 0.5V$ +20 mA -0.5V to  $V_{\rm CC}$  + 0.5V DC Input Voltage (V<sub>I</sub>) DC Output Diode Current ( $I_{OK}$ )  $V_{O} = -0.5V$ -20 mA  $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V<sub>O</sub>) -0.5V to  $V_{\rm CC}$  + 0.5V DC Output Source

or Sink Current (I $_{\rm O}$ )  $\pm 50$  mA DC V $_{\rm CC}$  or Ground Current per Output Pin (I $_{\rm CC}$  or I $_{\rm GND}$ )  $\pm 50$  mA Storage Temperature (T $_{\rm STG}$ )  $-65\,^{\circ}{\rm C}$  to +150 $^{\circ}{\rm C}$ 

Junction Temperature ( $T_J$ ) CDIP 175°C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{tabular}{lll} 'AC & 2.0V to 6.0V \\ Input Voltage (V_i) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ \end{tabular}$ 

Operating Temperature (T<sub>A</sub>)

54AC -55°C to +125°C

Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

'AC Devices

 $V_{\text{IN}}$  from 30% to 70% of  $V_{\text{CC}}$ 

V<sub>CC</sub> @ 3.3V, 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

### DC Characteristics for 'AC Family Devices

			54AC		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed	7	
			Limits		
V <sub>IH</sub>	Minimum High Level	3.0	2.1		V <sub>OUT</sub> = 0.1V
	Input Voltage	4.5	3.15	V	or V <sub>CC</sub> – 0.1V
		5.5	3.85		
V <sub>IL</sub>	Maximum Low Level	3.0	0.9		V <sub>OUT</sub> = 0.1V
	Input Voltage	4.5	1.35	V	or V <sub>CC</sub> – 0.1V
		5.5	1.65		
V <sub>OH</sub>	Minimum High Level	3.0	2.9		I <sub>OUT</sub> = -50 μA
	Output Voltage	4.5	4.4	V	
		5.5	5.4		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	2.4		I <sub>OH</sub> = -12 mA
		4.5	3.7	V	I <sub>OH</sub> = -24 mA
		5.5	4.7		I <sub>OH</sub> = -24 mA
$V_{OL}$	Maximum Low Level	3.0	0.1		I <sub>OUT</sub> = 50 μA
	Output Voltage	4.5	0.1	V	
		5.5	0.1		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	0.50		I <sub>OH</sub> = 12 mA
		4.5	0.50	V	I <sub>OL</sub> = 24 mA
		5.5	0.50		I <sub>OH</sub> = 24 mA
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}$ , GND
	Leakage Current				
I <sub>OLD</sub>	Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
Onb	(Note 4)				Ond size:

# DC Characteristics for 'AC Family Devices (Continued)

			54AC		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed	1	
			Limits		
I <sub>cc</sub>	Maximum Quiescent	5.5	160.0	μA	V <sub>IN</sub> = V <sub>CC</sub>
	Supply Current				or GND
I <sub>OZT</sub>	Maximum I/O				V <sub>I</sub> (OE) = V <sub>IL</sub> , V <sub>IH</sub>
	Leakage Current	5.5	±10.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
					$V_O = V_{CC}$ , GND

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5:  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .  $I_{CC}$  for 54AC @ 25°C is identical to 74AC @ 25°C.

### **AC Electrical Characteristics**

			54	AC		
Symbol	Parameter	V <sub>CC</sub> (V) (Note 6)	T <sub>A</sub> =	–55°C	Units	Fig. No.
			to +1	125°C		
			C <sub>L</sub> =	50 pF		
			Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	20.0	ns	
	Clock to Bus	5.0	1.5	14.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	17.5	ns	
	Clock to Bus	5.0	1.5	12.0		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	15.0	ns	
	Bus to Bus	5.0	1.5	10.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	14.5	ns	
	Bus to Bus	5.0	1.5	9.5		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	17.0		
	SBA or SAB to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	12.0	ns	
	(w/ A <sub>n</sub> or B <sub>n</sub> HIGH or LOW)					
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	17.0		
	SBA or SAB to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	12.0	ns	
	(w/ A <sub>n</sub> or B <sub>n</sub> HIGH or LOW)					
t <sub>PZH</sub>	Enable Time	3.3	1.0	13.0	ns	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	9.5		
t <sub>PZL</sub>	Enable Time	3.3	1.0	15.5	ns	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	11.0		
t <sub>PHZ</sub>	Disable Time	3.3	1.0	14.0	ns	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	11.0		
t <sub>PLZ</sub>	Disable Time	3.3	1.0	13.5	ns	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	11.0		
t <sub>PZH</sub>	Enable Time	3.3	1.0	14.5	ns	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	10.5		
t <sub>PZL</sub>	Enable Time	3.3	1.0	16.0	ns	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	12.5		
t <sub>PHZ</sub>	Disable Time	3.3	1.0	14.5	ns	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	12.0		

### AC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> (V) (Note 6)	T <sub>A</sub> =	AC -55°C 125°C 50 pF	Units	Fig. No.
			Min	Max		
t <sub>PLZ</sub>	Disable Time	3.3	1.0	16.5	ns	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	12.0		

Note 6: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V


# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 7)	54AC  T <sub>A</sub> = -55°C  to +125°C  C <sub>L</sub> = 50 pF  Guaranteed  Minimum	Units	Fig. No.
t <sub>s</sub>	Setup Time, HIGH or LOW	3.3	6.0	ns	
	Bus to Clock	5.0	4.5		
t <sub>h</sub>	Hold Time, HIGH or LOW	3.3	1.5	ns	
	Bus to Clock	5.0	2.0		
t <sub>w</sub>	Clock Pulse Width	3.3	5.0	ns	
	HIGH or LOW	5.0	5.0		


Note 7: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>I/O</sub>	Input/Output Capacitance	15.0	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	60.0	pF	V <sub>CC</sub> = 5.0V
	Capacitance			



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
E⊤mil: europe.support@nsc.con
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179