National Semiconductor

# 54ACTQ646 **Quiet Series Octal Transceiver/Register with 3-STATE** Outputs

#### **General Description**


Logic Symbols


The ACTQ646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in Figures 1, 2, 3, 4.

The ACTQ utilizes FSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Independent registers for A and B busses
- Multiplexed real-time and stored data transfers
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT646
- 4 kV minimum ESD immunity
- Standard Microcircuit Drawing (SMD) 5962-9219601





54ACTQ646 Quiet Series Octal Transceiver/Register with 3-STATE Outputs

#### **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Register A Inputs
	Data Register A Outputs
B <sub>0</sub> -B <sub>7</sub>	Data Register B Inputs
	Data Register B Outputs
СРАВ, СРВА	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs

onductor Corporation FACT<sup>™</sup> and FACT Quiet Series<sup>™</sup> are trade arks of Fai

© 1998 National Semiconductor Corporation DS100326




#### Pin Descriptions (Continued)


Pin Names	Description
G	Output Enable Input
DIR	Direction Control Input

# **Connection Diagram**










	Inputs			Data I/O (Note 1)		Function		
G	DIR	CPAB	СРВА	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> -B <sub>7</sub>	
н	Х	H or L	H or L	Х	Х			Isolation
н	Х	Ν	Х	Х	Х	Input	Input	Clock An Data into A Register
н	Х	Х	Ν	Х	Х			Clock B <sub>n</sub> Data into B Register
L	Н	Х	Х	L	Х			$A_n$ to $B_n$ — Real Time (Transparent Mode)
L	н	Ν	Х	L	Х	Input	Output	Clock A <sub>n</sub> Data into A Register
L	н	H or L	Х	н	Х			A Register to B <sub>n</sub> (Stored Mode)
L	н	Ν	Х	н	Х			Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L	L	Х	Х	Х	L			$B_n$ to $A_n$ — Real Time (Transparent Mode)
L	L	Х	Ν	Х	L	Output	Input	Clock B <sub>n</sub> Data into B Register
L	L	Х	H or L	Х	н			B Register to A <sub>n</sub> (Stored Mode)
L	L	х	Ν	Х	н			Clock B <sub>n</sub> Data into B Register and Output to A <sub>n</sub>

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

N = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.



#### Absolute Maximum Ratings (Note 2)

. .

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_1 = -0.5V$	–20 mA
$V_{1} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	±300 mA

Junction Temperature  $(T_J)$ CDIP 175°C **Recommended Operating** Conditions Supply Voltage (V<sub>CC</sub>) ACTQ 4.5V to 5.5V 0V to  $V_{\rm CC}$ Input Voltage (VI) 0V to  $V_{\rm CC}$ Output Voltage (V<sub>O</sub>) Operating Temperature (T<sub>A</sub>) 54ACTQ -55°C to +125°C Minimum Input Edge Rate  $\Delta V/\Delta t$ ACTQ Devices  $V_{\rm IN}$  from 0.8V to 2.0V 125 mV/ns

V<sub>ICC</sub> @ 4.5V, 5.5V 125 mV/ns Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

# **DC Electrical Characteristics for ACTQ**

Symbol	Parameter	Vcc	T <sub>A</sub> =	Units	Conditions	
		(V) –55°C to +125°C				
		Guaranteed Limits				
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V	
VIL	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = –50 μA	
	Output Voltage	5.5	5.4			
					(Note 3) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		4.5	3.7	V	I <sub>OH</sub> = –24 mA	
		5.5	4.7		I <sub>он</sub> = –24 mA	
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ	
	Output Voltage	5.5	0.1			
					(Note 3) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		4.5	0.5	V	I <sub>OL</sub> = 24 mA	
		5.5	0.5		I <sub>OL</sub> = 24 mA	
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND	
	Leakage Current					
I <sub>OZT</sub>	Maximum I/O				$V_{I} = V_{IL}, V_{IH}$	
	Leakage Current	5.5	±10.0	μA	$V_{O} = V_{CC}, GND$	
	(A <sub>n</sub> , B <sub>n</sub> Inputs)					
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$	
	(Note 4)					
I <sub>OLD</sub>	Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>cc</sub>	Maximum Quiescent Supply Current	5.5	160.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 5)	

# DC Electrical Characteristics for ACTQ (Continued)

Symbol	Parameter	V <sub>cc</sub> (V)			Conditions
			Guaranteed Limits		
V <sub>OLP</sub>	Quiet Output	5.0	1.5	V	
	Maximum Dynamic				(Note 6)
	V <sub>OL</sub>				
VOLV	Quiet Output	5.0	-1.2	V	
	Minimum Dynamic				(Note 6)
	V <sub>OL</sub>				

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I<sub>CC</sub> for 54ACTQ @ 25°C is identical to 74ACQ @ 25°C.

. .

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

#### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V) (Note 7)	T <sub>A</sub> = -55°0 C <sub>L</sub> =	Units	
		-	Min	Max	_
t <sub>PLH</sub> ,	Propagation Delay	5.0	2.0	11.0	ns
t <sub>PHL</sub>	Clock to Bus				
t <sub>PLH</sub> ,	Propagation Delay	5.0	2.0	12.0	ns
t <sub>PHL</sub>	Bus to Bus				
t <sub>PLH,</sub>	Propagation Delay				
t <sub>PHL</sub>	SBA or SAB to A <sub>n</sub> or B <sub>n</sub>	5.0	2.0	12.5	ns
	(w/A <sub>n</sub> or B <sub>n</sub> HIGH or LOW)				
t <sub>PZH</sub> ,	Enable Time	5.0	1.5	15.0	ns
t <sub>PZL</sub>	$\overline{G}$ to $A_n$ or $B_n$				
t <sub>PHZ</sub> ,	Disable Time	5.0	1.5	12.0	ns
t <sub>PLZ</sub>	$\overline{G}$ to $A_n$ or $B_n$				
t <sub>PZH</sub> ,	Enable Time	5.0	1.5	15.0	ns
t <sub>PZL</sub>	DIR to A <sub>n</sub> or B <sub>n</sub>				
t <sub>PHZ</sub> ,	Disable Time	5.0	1.5	12.0	ns
t <sub>PLZ</sub>	DIR to A <sub>n</sub> or B <sub>n</sub>				


Note 7: Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 


#### **AC Operating Requirements**

Symbol	Parameter	V <sub>cc</sub> (V) (Note 8)	T <sub>A</sub> = −55°C to +125°C C <sub>L</sub> = 50 pF	Units
			Guaranteed Minimum	-
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0	3.0	ns
	Bus to Clock			
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0	1.5	ns
	Bus to Clock			
t <sub>W</sub>	Clock Pulse Width	5.0	4.0	ns
	HIGH or LOW			

# Capacitance

Symbol	Parameter	Max	Units	Conditions
CIN	Input Capacitance	15	pF	V <sub>CC</sub> = OPEN
C <sub>I/O</sub>	Input/Output Capacitance	20.0	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation	100.0	pF	$V_{CC} = 5.0V$
	Capacitance			





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.