### **54ACTQ657**

# **Quiet Series Octal Bidirectional Transceiver with 8-Bit** Parity Generator/Checker and TRI-STATE® Outputs

#### **General Description**

The ACTQ657 contains eight non-inverting buffers with TRI-STATE outputs and an 8-bit parity generator/checker. Intended for bus oriented applications, the device combines the '245 and the '280 functions in one package.


The ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


#### **Features**

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Combines the '245 and the '280 functions in one package
- Outputs source/sink 24 mA
- 'ACTQ has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) 5962-92197

# **Logic Symbols**

#### IEEE/IEC







GTO™ is a trademark of National Semiconductor Corporation.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
FACT Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

## **Connection Diagrams**

# Pin Assignment for DIP and Flatpak



# Pin Assignment for LCC



Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Inputs/TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Data Inputs/TRI-STATE Outputs
T/R	Transmit/Receive Input
ŌĒ	Enable Input
PARITY	Parity Input/TRI-STATE Output
ODD/EVEN	ODD/EVEN Parity Input
ERROR	Error TRI-STATE Output

### **Functional Description**

The Transmit/Receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port

 $\frac{\text{The Output Enable (}\overline{\text{OE})}}{\text{ERROR}} \text{ outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH-$ 

When transmitting (T/ $\overline{R}$  HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the parity select (ODD/ $\overline{EVEN}$ ). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/R LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

# Functional Description (Continued)

# **Function Table**


Number of Inputs That		Inputs			Outputs	
Are High	OE	T/R	ODD/EVEN	Parity	ERROR	Outputs Mode
0, 2, 4, 6, 8	L	Н	Н	Н	Z	Transmit
	L	Н	L	L	z	Transmit
	L	L	Н	Н	Н	Receive
	L	L	Н	L	L	Receive
	L	L	L	Н	L	Receive
	L	L	L	L	Н	Receive
1, 3, 5, 7	L	Н	Н	L	Z	Transmit
	L	Н	L	Н	Z	Transmit
	L	L	Н	Н	L	Receive
	L	L	Н	L	Н	Receive
	L	L	L	Н	н	Receive
	L	L	L	L	L	Receive
Immaterial	Н	Х	Х	Z	Z	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

## **Function Table**

Inputs		Outputs
ŌĒ	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	High-Z State

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V DC Input Diode Current  $(I_{IK})$  $V_1 = -0.5V$ -20 MA  $V_I = V_{CC} + 0.5V$ +20 mA -0.5V to  $V_{\rm CC}$  + 0.5V DC Input Voltage (V<sub>I</sub>) DC Output Diode Current ( $I_{OK}$ )  $V_{O} = -0.5V$ -20 mA  $V_{\rm O} = V_{\rm CC} + 0.5V$ +20 mA DC Output Voltage (V<sub>O</sub>) -0.5V to  $V_{\rm CC}$  + 0.5V DC Output Source

or Sink Current ( $I_O$ )  $\pm 50$  mA DC  $V_{CC}$  or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) Storage Temperature ( $T_{STG}$ )

DC Latch-up Source or Sink Current

k Current ±300 mA

Junction Temperature (T<sub>J</sub>)
CDIP

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{tabular}{lll} 'ACTQ & 4.5V to 5.5V \\ Input Voltage (V_I) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ \end{tabular}$ 

175°C

Operating Temperature (T<sub>A</sub>)

Minimum Input Edge Rate  $\Delta V\!/\!\Delta t$ 

'ACTQ Devices V<sub>IN</sub> from 0.8V to 2.0V

 $V_{CC}$  @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT circuits outside databook specifications.

### DC Characteristics for 'ACTQ Family Devices

±50 mA

-65°C to +150°C

			54ACTQ		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed	1	
			Limits		
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V
$V_{IL}$	Maximum Low Level	4.5	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5	3.70	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.70		I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I <sub>OL</sub> = 24 mA
		5.5	0.50		I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input				$V_{I} = V_{CC}$ , GND
	Leakage Current	5.5	±1.0	μΑ	
	$(T/\overline{R}, \overline{OE}, ODD/\overline{EVEN})$				
	Inputs)				
I <sub>OZT</sub>	Maximum I/O				$V_{I} = V_{IL}, V_{IH}$
	Leakage Current	5.5	±11.0	μA	$V_O = V_{CC}$ , GND
	(A <sub>n</sub> , B <sub>n</sub> Inputs)				
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$

www.national.com

# DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V <sub>cc</sub>	54ACTQ T <sub>A</sub> =	Units	Conditions
<b>-</b> ,		(V)	-55°C to +125°C		
			Guaranteed	1	
			Limits		
I <sub>OLD</sub>	Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	(Note 3)	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>cc</sub>	Maximum				$V_{IN} = V_{CC}$
	Quiescent Supply	5.5	160.0	μA	or GND (Note 4)
	Current				
V <sub>OLP</sub>	Quiet Output Maximum	5.0	1.5	V	(Note 5)
	Dynamic V <sub>OL</sub>				
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-1.2	V	(Note 5)
	Dynamic V <sub>OL</sub>				

 $\textbf{Note 2:} \ \ \textbf{All outputs loaded; thresholds on input associated with output under test.}$ 

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{CC}$  for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 5: Max number of outputs defined as (n). n-1 Data Inputs are driven 0V to 3V; one output @ GND.


Symbol	Parameter	(V) (Note 6)	54A	Units	
			T <sub>A</sub> = -55°C		
			C <sub>L</sub> =		
			Min	Max	
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	9.0	ns
$t_{PHL}$	$A_n$ to $B_n$ , $B_n$ to $A_n$				
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	13.5	ns
$t_{PHL}$	A <sub>n</sub> to Parity				
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	10.5	ns
$t_{PHL}$	ODD/EVEN to PARITY				
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	11.0	ns
t <sub>PHL</sub>	ODD/EVEN to ERROR				
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	13.5	ns
t <sub>PHL</sub>	$B_n$ to $\overline{ERROR}$				
t <sub>PLH</sub> ,	Propagation Delay	5.0	1.5	10.5	ns
t <sub>PHL</sub>	PARITY to ERROR				
t <sub>PZH</sub> ,	Output Enable Time	5.0	1.5	11.5	ns
$t_{PZL}$	OE to A <sub>n</sub> /B <sub>n</sub>				
t <sub>PHZ</sub> ,	Output Disable Time	5.0	1.5	9.0	ns
$t_{PLZ}$	OE to A <sub>n</sub> /B <sub>n</sub>				
t <sub>PZH</sub> ,	Output Enable Time	5.0	1.5	11.5	ns
$t_{PZL}$	OE to ERROR (Note 7)				
t <sub>PHZ</sub> ,	Output Disable Time	5.0	1.5	9.0	ns
$t_{PLZ}$	OE to ERROR				
t <sub>PZH</sub> ,	Output Enable Time	5.0	1.5	11.5	ns
$t_{PZL}$	OE to PARITY				
t <sub>PHZ</sub> ,	Output Disable Time	5.0	1.5	8.5	ns
$t_{PLZ}$	OE to PARITY				

Note 6: Voltage Range 5.0 is 5.0V ±0.5V


Note 7: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the <u>ERROR</u> pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the <u>ERROR</u> output after the <u>ERROR</u> pin has been enabled (Output Enable times). VALID data at the <u>ERROR</u> pin ≥ (A to PARITY) + (Output Enable Time).

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation	160.0	pF	V <sub>CC</sub> = 5.0V
	Capacitance			



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.cor
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconducto Asia Pacific Custome Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor

Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179