

## 54F/74F175 Quad D Flip-Flop

#### **General Description**

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

#### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description
74F175PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F175DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F175SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F175SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F175FM (Note 2)	W16A	16-Lead Cerpack
	54F175LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

#### **Logic Symbols**

#### **Connection Diagrams**



### **Unit Loading/Fan Out**

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20 μA/ – 0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ – 0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/ – 0.6 mA		
Q <sub>0</sub> -Q <sub>3</sub>	True Outputs	50/33.3	-1 mA/20 mA		
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA		

#### **Functional Description**

The 'F175 consists of four edge\_triggered D flip-flops with individual D inputs and Q and  $\overline{\mathsf{Q}}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock State of their individual D injuris of the EOVIC-Hart Clock (CP) transition, causing individual Q and  $\overline{Q}$  outputs to follow. A LOW input on the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and  $\overline{Q}$  outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are accept-


#### **Truth Table**

	Inputs	Outputs			
MR	СР	Dn	Qn	$\overline{\mathbf{Q}}_{\mathbf{n}}$	
L	Χ	Х	L	Н	
Н	$\mathcal{L}$	Н	Н	L	
Н	$\mathcal{L}$	L	L	Н	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

✓ = LOW-to-HIGH Clock Transition

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ -55°C to +125°C Ambient Temperature under Bias Junction Temperature under Bias -55°C to +175°C Plastic -55°C to +150°C

V<sub>CC</sub> Pin Potential to

Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2)  $-30\ \text{mA}$  to  $+5.0\ \text{mA}$ 

Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V) Standard Output

 $-0.5\mbox{V to V}_{CC} \\ -0.5\mbox{V to } +5.5\mbox{V}$ TRI-STATE® Output

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **Recommended Operating Conditions**

Free Air Ambient Temperature

Military -55°C to +125°C 0°C to +70°C Commercial

Supply Voltage

Military + 4.5 V to + 5.5 VCommercial +4.5V to +5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F			Units	v <sub>cc</sub>	Conditions	
Cymbol			Min	Тур	Max	Omis	VCC	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{\text{IN}} = -18  \text{mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	٧	Min	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 20 mA	
l <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
los	Output Short-Circuit C	Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
Icc	Power Supply Current	t		22.5	34.0	mA	Max	$CP = \checkmark$ $D_n = \overline{MR} = HIGH$	

#### **AC Electrical Characteristics** 74F ${f T_A}=~\pm 25^{\circ}{f C}$ $\begin{array}{l} {\rm T_A,V_{CC}=Mil} \\ {\rm C_L=50\,pF} \end{array}$ $\begin{aligned} \textbf{T_A, V}_{\text{CC}} &= \textbf{Com} \\ \textbf{C_L} &= \textbf{50 pF} \end{aligned}$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ Units Symbol Parameter Min Тур Max Min Max Min Max f<sub>max</sub> Maximum Clock Frequency 140 MHz Propagation Delay 4.0 5.0 6.5 3.5 4.0 7.5 8.5 $t_{\text{PLH}}$ ns CP to $Q_n$ or $\overline{Q}_n$ 8.5 10.5 4.0 9.5 $t_{\mathsf{PHL}}$ 4.0 6.5 4.0 Propagation Delay $t_{\text{PHL}}$ 4.5 9.0 4.5 15.0 4.5 13.0 11.5 $\overline{\text{MR}}$ to $Q_n$ $t_{PLH}$ Propagation Delay 4.0 6.5 8.0 4.0 10.0 4.0 9.0 ns $\overline{\text{MR}}$ to $\overline{\textbf{Q}}_n$

#### **AC Operating Requirements**

		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54F  T <sub>A</sub> , V <sub>CC</sub> = Mil		74F  T <sub>A</sub> , V <sub>CC</sub> = Com		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	3.0 3.0		3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	1.0 1.0		1.0 2.0		1.0 1.0		113
t <sub>w</sub> (H)	CP Pulse Width HIGH or LOW	4.0 5.0		4.0 5.0		4.0 5.0		ns
t <sub>w</sub> (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns
t <sub>rec</sub>	Recovery Time, MR to CP	5.0		5.0		5.0		ns

# **Ordering Information** defined as follows: Temperature Range Family 74F = Commercial 54F = Military


The device number is used to form part of a simplified purchasing code where the package type and temperature range are


<u>74F</u> <u>175</u> Special Variations QB = Military grade device with Device Type X = Devices shipped in 13" reelPackage Code Temperature Range P = Plastic DIP D = Ceramic DIP C = Commercial (0°C to +70°C) M = Military (-55°C to +125°C)

F = Flatpak L = Leadless Chip Carrier (LCC) S = Small Outline SOIC JEDEC

SJ = Small Outline SOIC EIAJ


#### Physical Dimensions inches (millimeters)






environmental and burn-in


processing




20-Terminal Ceramic Leadless Chip Carrier (L) NS Package Number E20A

E20A (REV D)





#### Physical Dimensions inches (millimeters) (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998