

54F/74F181 4-Bit Arithmetic Logic Unit

General Description

The 'F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

Features

- Full lookahead for high-speed arithmetic operation on long words
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description
74F181PC		N24A	24-Lead (0.600" Wide) Molded Dual-In-Line
74F181SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F181DM (Note 2)	J24A	24-Lead Ceramic Dual-In-Line
	54F181SDM (Note 2)	J24F	24-Lead (0.300") Ceramic Dual-In-Line
74F181SC (Note 1)		M24B	24-Lead (0.300") Molded Small Outline, JEDEC
	54F181FM (Note 2)	W24C	24-Lead Cerpak
	54F181LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMBQ and LMQB.


Connection Diagrams

Pin Assignment
for DIP, SOIC and Flatpak



TL/F/9491-1


Pin Assignment
for LCC



TL/F/9491-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Logic Symbols



Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I _{OH} /I _{IL} Output I _{OH} /I _{OL}
Ā ₀ -Ā ₃	A Operand Inputs (Active LOW)	1.0/3.0	20 μA/-1.8 mA
B̄ ₀ -B̄ ₃	B Operand Inputs (Active LOW)	1.0/3.0	20 μA/-1.8 mA
S ₀ -S ₃	Function Select Inputs	1.0/4.0	20 μA/-2.4 mA
M	Mode Control Input	1.0/1.0	20 μA/-0.6 mA
C _n	Carry Input	1.0/5.0	20 μA/-3.0 mA
F̄ ₀ -F̄ ₃	Function Outputs (Active LOW)	50/33.3	-1 mA/20 mA
A = B	Comparator Output	OC*/33.3	*/20 mA
Ḡ	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA
P̄	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA
C _{n+4}	Carry Output	50/33.3	-1 mA/20 mA

*OC-Open Collector

Functional Description

The 'F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S₀-S₃) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals P̄ (Carry Propagate) and Ḡ (Carry Generate). In the Add mode, P̄ indicates that F̄ is 15 or more, while Ḡ indicates that F̄ is 16 or more. In the Subtract mode P̄ indicates that F̄ is zero or less, while Ḡ indicates that F̄ is less than zero. P̄ and Ḡ are not affected by carry in. When speed requirements are not stringent, the 'F181 can be used in a simple Ripple Carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_n) of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for


each group of four 'F181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four F̄ outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2's complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1's complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

'F181 Operation Table							
	S₀	S₁	S₂	S₃	Logic (M = H)	Arithmetic (M = L, C₀ = Inactive)	Arithmetic (M = L, C₀ = Active)
a. All Input Data Inverted	L	L	L	L	\bar{A}	A minus 1	A
	H	L	L	L	$\bar{A} \bullet \bar{B}$	$A \bullet B$ minus 1	$A \bullet B$
	L	H	L	L	$\bar{A} + B$	$A \bullet \bar{B}$ minus 1	$A \bullet \bar{B}$
	H	H	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	L	L	H	L	$\bar{A} + \bar{B}$	$A + (\bar{A} + \bar{B})$	$A + (\bar{A} + \bar{B})$ plus 1
	H	L	H	L	\bar{B}	$A \bullet B$ plus ($A + \bar{B}$)	$A \bullet B$ plus ($A + \bar{B}$) plus 1
	L	H	H	L	$\bar{A} \oplus B$	A minus B	A minus B
	H	H	H	L	$A + \bar{B}$	$A + \bar{B}$	$A + \bar{B}$ plus 1
	L	L	L	H	$\bar{A} \bullet B$	$A + (\bar{B})$	$A + (\bar{B})$ plus 1
	H	L	L	H	$A \oplus B$	A plus $(A + B)$	A plus $(A + B)$ plus 1
	L	H	L	H	B	A plus B	A plus B plus 1
	H	H	L	H	$A + B$	$A \bullet \bar{B}$ plus ($A + B$)	$A \bullet \bar{B}$ plus ($A + B$) plus 1
	L	L	H	H	Logic "0"	$A + B$	$A + B$ plus 1
	H	L	H	H	$A \bullet \bar{B}$	$A + 2 \times A$	$A + 2 \times A$ plus 1
	L	H	H	H	$A + B$	$A + A \bullet B$	$A + A \bullet B$ plus 1
	H	H	H	H	$A \bullet B$	$A + A \bullet \bar{B}$	$A + A \bullet \bar{B}$ plus 1
	L	H	H	H	A	A	A plus 1
b. All Input Data True	L	L	L	L	\bar{A}	A	A plus 1
	H	L	L	L	$\bar{A} + B$	$A + B$	$A + B$ plus 1
	L	H	L	L	$\bar{A} \bullet B$	$A + \bar{B}$	$A + \bar{B}$ plus 1
	H	H	L	L	Logic "0"	minus 1 (2s comp.)	Zero
	L	L	H	L	$\bar{A} \bullet \bar{B}$	$A + (\bar{A} \bullet \bar{B})$	$A + (\bar{A} \bullet \bar{B})$ plus 1
	H	L	H	L	\bar{B}	$A \bullet \bar{B}$ plus ($A + B$)	$A \bullet B$ plus ($A + B$) plus 1
	L	H	H	L	$A \oplus B$	A minus B	A minus B
	H	H	H	L	$A \bullet \bar{B}$	$A \bullet \bar{B}$ minus 1	$A \bullet \bar{B}$
	L	L	L	H	$\bar{A} + B$	$A + B \bullet A$	$A + B \bullet A$ plus 1
	H	L	L	H	$\bar{A} \oplus B$	A plus B	A plus B plus 1
	L	H	L	H	B	$A \bullet B$ plus ($A + \bar{B}$)	$A \bullet B$ plus ($A + \bar{B}$) plus 1
	H	H	L	H	$A \bullet B$	$A \bullet B$ minus 1	$A \bullet B$
	L	L	H	H	Logic "1"	$A + 2 \times A$	$A + 2 \times A$ plus 1
	H	L	H	H	$A + \bar{B}$	$A + (A + B)$	$A + (A + B)$ plus 1
	L	H	H	H	$A + B$	$A + (A + B)$	$A + (A + B)$ plus 1
	H	H	H	H	A	A minus 1	A
c. A Input Data Inverted; B Input Data True	L	L	L	L	\bar{A}	A minus 1	A
	H	L	L	L	$\bar{A} \bullet B$	$A \bullet B$ minus 1	$A \bullet B$
	L	H	L	L	$\bar{A} \bullet \bar{B}$	$A \bullet B$ minus 1	$A \bullet B$
	H	H	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	L	L	H	L	$\bar{A} \bullet B$	$A + (A + B)$	$A + (A + B)$ plus 1
	H	L	H	L	B	$A \bullet \bar{B}$ plus ($A + B$)	$A \bullet \bar{B}$ plus ($A + B$) plus 1
	L	H	H	L	$A \oplus B$	A plus B	A plus B plus 1
	H	H	H	L	$A + B$	$A + B$	$A + B$ plus 1
	L	L	L	H	$\bar{A} + B$	$A + (\bar{A} + B)$	$A + (\bar{A} + B)$ plus 1
	H	L	L	H	$\bar{A} \oplus B$	A minus B minus 1	A minus B
	L	H	L	H	\bar{B}	$A \bullet B$ plus ($A + \bar{B}$)	$A + \bar{B}$ plus 1
	H	H	L	H	$A + \bar{B}$	$A + \bar{B}$	$A + \bar{B}$ plus 1
	L	L	H	H	Logic "0"	$A + 2 \times A$	$A + 2 \times A$ plus 1
	H	L	H	H	$A \bullet B$	$A + A \bullet \bar{B}$	$A + A \bullet \bar{B}$ plus 1
	L	H	H	H	$A \bullet \bar{B}$	$A + A \bullet B$	$A + A \bullet B$ plus 1
	H	H	H	H	A	A	A plus 1
d. A Input Data True; B Input Data Inverted	L	L	L	L	\bar{A}	A plus 1	A plus 1
	H	L	L	L	$\bar{A} \bullet B$	$A + \bar{B}$	$A + \bar{B}$ plus 1
	L	H	L	L	$\bar{A} + B$	$A + B$	$A + B$ plus 1
	H	H	L	L	Logic "0"	minus 1 (2s comp.)	Zero
	L	L	H	L	$\bar{A} + B$	$A + A \bullet B$	$A + A \bullet B$ plus 1
	H	L	H	L	B	$A \bullet B$ plus ($A + \bar{B}$)	$A \bullet \bar{B}$ plus ($A + B$) plus 1
	L	H	H	L	$\bar{A} \oplus B$	A plus B	A plus B plus 1
	H	H	H	L	$A + B$	$A + B$	$A + B$ plus 1
	L	L	L	H	\bar{B}	$A \bullet B$ plus ($A + \bar{B}$)	$A + \bar{B}$ plus 1
	H	L	L	H	$A + \bar{B}$	$A \bullet B$ minus 1	$A \bullet B$
	L	H	H	H	Logic "1"	$A + 2 \times A$	$A + 2 \times A$ plus 1
	H	L	H	H	$A + B$	$A + (A + \bar{B})$	$A + (A + \bar{B})$ plus 1
	L	H	H	H	$A + \bar{B}$	$A + (A + B)$	$A + (A + B)$ plus 1
	H	H	H	H	A	A minus 1	A

Logic Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V) Standard Output	−0.5V to V _{CC}
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output
in LOW State (Max) twice the rated I_{OL} (mA)

ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics


Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		−1.2		V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage 54F 10% V _{CC} 74F 10% V _{CC}		0.5 0.5		V	Min	I _{OL} = 20 mA I _{OL} = 20 mA
I _{IH}	Input HIGH Current 54F 74F		20.0 5.0		μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test 54F 74F		100 7.0		μA	Max	V _{IN} = 7.0V
I _{CEx}	Output HIGH Leakage Current 54F 74F		250 50		μA	Max	V _{OUT} = V _{CC} (F _n , G, P, C _{n+4})
V _{ID}	Input Leakage Test 74F	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current 74F		3.75		μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current		−0.6 −1.8 −2.4 −3.0		mA	Max	V _{IN} = 0.5V (M) V _{IN} = 0.5V (A ₀ , A ₁ , A ₃ , B ₀ , B ₁ , B ₃) V _{IN} = 0.5V (S _n , A ₂ , B ₂) V _{IN} = 0.5V (C _n)
I _{os}	Output Short-Circuit Current	−60	−150		mA	Max	V _{OUT} = 0V (F _n , G, P, C _{n+4})
I _{OHC}	Open Collector, Output OFF Leakage Test		250		μA	Min	V _O = V _{CC} (A = B)
I _{CCH}	Power Supply Current	43	65.0		mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current	43	65.0		mA	Max	V _O = LOW

AC Electrical Characteristics



Symbol	Parameter	74F			54F		74F		Units		
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$				
		Path	Mode	Min	Typ	Max	Min	Max			
t _{PLH}	Propagation Delay C _n to C _{n+4}			3.0	6.4	8.5	3.0	10.0	3.0	9.5	ns
t _{PHL}				3.0	6.1	8.0	3.0	9.5	3.0	9.0	
t _{PLH}	Propagation Delay A or B to C _{n+4}	Sum		5.0	10.0	13.0	5.0	15.5	5.0	14.0	ns
t _{PHL}				4.0	9.4	12.0	3.5	16.5	4.0	13.0	
t _{PLH}	Propagation Delay A or B to C _{n+4}	Dif		5.0	10.8	14.0	5.0	17.0	5.0	15.0	ns
t _{PHL}				5.0	10.0	13.0	4.0	15.0	5.0	14.0	
t _{PLH}	Propagation Delay C _n to F̄	Any		3.0	6.7	8.5	2.5	16.0	3.0	9.5	ns
t _{PHL}				3.0	6.5	8.5	2.5	12.0	3.0	9.5	
t _{PLH}	Propagation Delay A or B or Ḡ	Sum		3.0	5.7	7.5	2.5	9.0	3.0	8.5	ns
t _{PHL}				3.0	5.8	7.5	2.5	9.5	3.0	8.5	
t _{PLH}	Propagation Delay A or B to Ḡ	Dif		3.0	6.5	8.5	2.5	11.5	3.0	9.5	ns
t _{PHL}				3.0	7.3	9.5	2.5	11.0	3.0	10.5	
t _{PLH}	Propagation Delay A or B to P̄	Sum		3.0	5.0	7.0	2.5	8.5	3.0	8.0	ns
t _{PHL}				3.0	5.5	7.5	3.0	9.5	3.0	8.5	
t _{PLH}	Propagation Delay A or B to P̄	Dif		3.0	5.8	7.5	2.5	11.0	3.0	8.5	ns
t _{PHL}				4.0	6.5	8.5	3.0	11.0	4.0	9.5	
t _{PLH}	Propagation Delay A _i or B _i to F̄ _i	Sum		3.0	7.0	9.0	3.0	14.5	3.0	10.0	ns
t _{PHL}				3.0	7.2	10.0	3.0	14.5	3.0	10.0	
t _{PLH}	Propagation Delay A _i or B _i to F̄ _i	Dif		3.0	8.2	11.0	3.0	17.5	3.0	12.0	ns
t _{PHL}				3.0	5.0	11.0	3.0	14.5	3.0	12.0	
t _{PLH}	Propagation Delay Any A or B to Any F̄	Sum		4.0	8.0	10.5	3.5	16.5	4.0	11.5	ns
t _{PHL}				4.0	7.8	10.0	4.0	13.5	4.0	11.0	
t _{PLH}	Propagation Delay Any A or B to Any F̄	Dif		4.5	9.4	12.0	3.5	17.5	4.5	13.0	ns
t _{PHL}				3.5	9.4	12.0	3.0	14.0	3.5	13.0	
t _{PLH}	Propagation Delay A or B to F̄	Logic		4.0	6.0	9.0	3.5	14.5	4.0	10.0	ns
t _{PHL}				4.0	6.0	10.0	3.0	15.5	4.0	11.0	
t _{PLH}	Propagation Delay A or B to A = B	Dif		11.0	18.5	27.0	8.0	35.0	11.0	29.0	ns
t _{PHL}				6.0	9.8	12.5	5.5	21.0	6.0	13.5	

Ordering Information



The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)




Physical Dimensions inches (millimeters) (Continued)



Physical Dimensions inches (millimeters) (Continued)




24-Lead (0.600" Wide) Molded Dual-In-Line Package (P)
NS Package Number N24A



24-Lead (0.300" Wide) Molded Dual-In-Line Package (SP)
NS Package Number N24C

54F/74F181 4-Bit Arithmetic Logic Unit

Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor
Corporation**
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

**National Semiconductor
Europe**
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor
Hong Kong Ltd.**
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

**National Semiconductor
Japan Ltd.**
Tel: 81-043-299-2309
Fax: 81-043-299-2408