National Semiconductor

July 1999

# 54LCX16374

# Low Voltage 16-Bit D Flip-Flop with 5V Tolerant Inputs and Outputs

# **General Description**

The LCX16374 contains sixteen non-inverting D flip-flops with TRI-STATE® outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to each byte and can be shorted together for full 16-bit operation.

The LCX16374 is designed for low voltage (3.3V)  $V_{\rm CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented noise/EMI reduction circuitry
- Functionally compatible with the 54 series 16374
- ESD performance:

Human body model > 2000V Machine model > 200V


■ Standard Microcircuit Drawing (SMD) 5962-99535

#### **Ordering Code**

Order Number	Package Number	Package Description
54LCX16374W-QML	WA48A	48-Lead Ceramic Flatpack

# **Logic Symbol**

# **Connection Diagram**



#### **Pin Descriptions**

Pin	Description		
Names			
ŌĒn	Output Enable Input (Active Low)		
CP <sub>n</sub>	Clock Pulse Input		
I <sub>0</sub> -I <sub>15</sub>	Inputs		
O <sub>0</sub> -O <sub>15</sub>	Outputs		



TRI-STATE® is a registered trademark of National Semiconductor Corporation

#### **Functional Description**

The LCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs andTRI-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte shorted together to obtain full 10-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock ( ${\rm CP_n}$ ) transition. With the Output Enable  $({\rm \overline{OE}_n})$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $OE_n$  input does not affect the state of the flip-flops.


Inputs			Outputs
CP <sub>1</sub> $\overline{\text{OE}}_1$ $I_0$ – $I_7$		O <sub>0</sub> -O <sub>7</sub>	
	L	Н	Н
	L	L	L
L	L	X	O <sub>o</sub>
Х	Н	Χ	Z


Inputs			Outputs		
CP <sub>2</sub> $\overline{\text{OE}}_2$ I <sub>8</sub> -I <sub>15</sub>			O <sub>8</sub> -O <sub>15</sub>		
	L	Н	Н		
	L	L	L		
L	L	X	Oo		
Х	Н	X	Z		

H = High Voltage Level
L = Low Voltage Level
X = Immaterial
Z = High Impedance

 $O_0$  = Previous  $O_0$  before HIGH to LOW of CP

# **Logic Diagrams**





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V DC Input Voltage ( $V_1$ ) -0.5V to +7.0V

DC Input Diode Current (IIK)

 $V_{I}$  < GND -50 mA

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} < GND$  -50mA  $V_{O} \ge V_{CC}$  +50mA

DC Output Voltage ( $V_O$ ) (Note

2)

Output in High or Low State -0.5V to  $V_{CC} + 0.5V$ 

Output in TRI-STATE -0.5V to 7.0V

DC Output Source or Sink

Current ( $I_O$ )  $\pm 50$ mA DC  $V_{CC}$  or Ground Current  $\pm 100$ mA

DC V<sub>CC</sub> or Ground Current Storage Temperature Range

 $(T_{STG})$   $-65^{\circ}C$  to  $+150^{\circ}C$ 

Power Dissapation 750mW Junction Temperature  $(T_J)$  175 $^{\circ}$ C

# Recommended Operating Conditions (Note 3)

Supply Voltage (V<sub>CC</sub>)

 Operating
 2.0V to 3.6V

 Data Retention
 1.5V to 3.6V

 Input Voltage (V<sub>I</sub>)
 0V to 5.5V

Output Voltage (V<sub>O</sub>)

 $\begin{array}{lll} \mbox{High or Low State} & \mbox{OV to $V_{\rm CC}$} \\ \mbox{TRI-STATE} & \mbox{OV to 5.5V} \\ \mbox{Operating Temperature ($T_{\rm A}$)} & \mbox{-55°C to} \\ & \mbox{+125°C} \end{array}$ 

Minimum Input Edge Rate (Δt/ΔV)

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		Units
			(V)	Min	Max	
V <sub>IH</sub>	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7-3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7-3.6	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		I <sub>OH</sub> = -12 mA	3.0	2.4		V
		I <sub>OH</sub> = -24 mA	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7-3.6		0.2	V
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 24 mA	3.0		0.55	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.7-3.6		±5.0	μA
l <sub>oz</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 5.5V	2.7-3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$				
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{I}$ or $V_{O} = 5.5V$	0		10	μA
I <sub>cc</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7-3.6		20	μA
		$3.6V \le V_I, V_O \le 5.5V$	2.7-3.6		±20	μA
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μA

**AC Electrical Characteristics** 

		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C, C_L = 50pF, R_L = 500\Omega$				
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		Units
		Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	200		200		MHz
t <sub>PHL</sub>	Propagation Delay	0.5	6.5	1.0	7.0	ns
t <sub>PLH</sub>	CP to O <sub>n</sub>	0.5	6.5	1.0	7.0	
t <sub>PZL</sub>	Output Enable Time	0.5	6.5	1.0	7.0	ns
t <sub>PZH</sub>		0.5	6.5	1.0	7.0	
t <sub>PLZ</sub>	Output Disable Time	1.0	6.5	1.0	7.0	ns
$t_{PHZ}$		1.0	6.5	1.0	7.0	
t <sub>S</sub>	Setup Time	3.5		3.5		ns
t <sub>H</sub>	Hold Time	2.0		2.0		ns
t <sub>W</sub>	Pulse Width	4.0		4.0		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 4)		1.0		1.0	ns
t <sub>OSLH</sub>			1.0		1.0	

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two seperate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>cc</sub> (V)	T <sub>A</sub> = 25°C Max	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	1.2	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-1.1	V

# Capacitance

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 3.3V, $V_{I}$ = 0V or $V_{CC}$	12	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	40	pF

#### Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead Ceramic Flatpack Package Number WA48A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor

Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507