National Semiconductor

January 1999

# 54LVX4245

# 8-Bit Dual Supply Translating Transceiver with **TRI-STATE® Outputs**

### **General Description**

The LVX4245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/R) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a TRI-STATE condition. The A port interfaces with the 5V bus; the B port interfaces with the 3V bus.

The LVX4245 is suitable for mixed voltage applications such as systems using 3.3V memories which must interface with existing buses or other components operating at 5.0V.


#### **Features**

- Bidirectional interface between 5V and 3V buses
- Control inputs compatible with TTL level
- 5V data flow at A port and 3V data flow at B port
- Outputs source/sink 24 mA
- Available in Ceramic DIP and Flatpack packages
- Implements patented EMI reduction circuitry
- Functionally compatible with the 54 series 245
- Standard Microcircuit Drawing (SMD) 5962-9860601

### **Ordering Code**

Order Number Package Number		Package Description		
54LVX4245J-QML	J24F	24-Lead Ceramic Dual-in-line		
54LVX4245W-QML	W24C	24-Lead Cerpack		

# **Logic Symbol**



## **Pin Descriptions**

Pin Names	Description
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or TRI-STATE Outputs

### **Connection Diagram**




TRI-STATE® is a registered trademark of National Semiconductor

# **Truth Table**

Inp	Inputs Output	
ŌĒ	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	HIGH-Z State

H = High Voltage Level L = Low Voltage Level X = Immaterial

# Logic Diagram



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CCA</sub> , V <sub>CCB</sub> )  DC Input Voltage (V <sub>I</sub> ) @ $\overline{OE}$ , T/R	-0.5V to +7.0V $-0.5$ V to V <sub>CCA</sub> + 0.5V
DC Input/Output Voltage (V <sub>I/O</sub> )	
@ A(n)	$-0.5V$ to $V_{CCA} + 0.5V$
@B(n)	$-0.5V$ to $V_{CCB}$ + $0.5V$
DC Input Diode Current (I <sub>IN</sub> )	
@ <del>OE</del> , T/ <del>R</del>	±20 mA
DC Output Diode Current (I <sub>OK</sub> )	±50 mA

DC Output Source or Sink Current  $(I_O)$ ±50 mA DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA and Max Current @ I<sub>CCA</sub> ±200 mA @ I<sub>CCB</sub> ±200 mA

Storage Temperature Range

-65°C to +150°C  $(T_{STG})$ 

### **Recommended Operating** Conditions (Note 2)

Supply Voltage

4.5V to 5.5V  $V_{\text{CCA}}$  $V_{\rm CCB}$ 2.7V to 3.6V Input Voltage (V<sub>I</sub>) @  $\overline{OE}$  ,  $\overline{T/R}$ 0V to  $V_{\text{CCA}}$ 

Input/Output Voltage (V<sub>I/O</sub>)

0V to V<sub>CCA</sub> @ A(n) @ B(n) 0V to  $V_{\text{CCB}}$ 

Free Air Operating Temperature (T<sub>A</sub>)

54LVX -55°C to +125°C 8 ns/V

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )  $\rm V_{IN}$  from 30% to 70% of  $\rm V_{CC}$ 

V<sub>CC</sub> @ 3.0V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must he held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Param	eter	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = -55°C to +125°C	Units	Conditions
					Guaranteed Limits	1	
V <sub>IHA</sub>	Minimum	A(n), T/R ,	5.5	3.3	2.0	V	V <sub>OUT</sub> ≤ 0.1V or
	High Level	ŌĒ	4.5	3.3	2.0		≥ V <sub>CC</sub> - 0.1V
V <sub>IHB</sub>	Input Voltage	B(n)	5.0	3.6	2.0	1	
			5.0	2.7	2.0		
V <sub>ILA</sub>	Maximum	A(n), T/R ,	5.5	3.3	0.8	V	V <sub>OUT</sub> ≤ 0.1V or
	Low Level	ŌĒ	4.5	3.3	0.8		≥ V <sub>CC</sub> -0.1V
$V_{ILB}$	Input Voltage	B(n)	5.0	2.7	0.8		
			5.0	3.6	0.8		
$V_{OHA}$	Minimum High L	_evel	4.5	2.7	4.4	V	I <sub>OH</sub> = -100 μA
	Output V	'oltage	5.5	3.6	5.4		I <sub>OH</sub> = -100 μA
			4.5	3.0	3.7		I <sub>OH</sub> = -24 mA
$V_{OHB}$			4.5	2.7	2.6	V	I <sub>OH</sub> = -100 μA
			5.5	3.6	3.5		I <sub>OH</sub> = -100 μA
			4.5	2.7	2.2		I <sub>OH</sub> = -12 mA
			4.5	3.0	2.4		I <sub>OH</sub> = -12 mA
			4.5	3.0	2.2		I <sub>OH</sub> = -24 mA
$V_{OLA}$	Maximum Low L	_evel	4.5	2.7	0.1	V	I <sub>OL</sub> =100 μA
	Output Voltage		5.5	3.6	0.1		I <sub>OL</sub> =100 μA
			4.5	3.0	0.4		I <sub>OL</sub> = 24 mA
$V_{OLB}$			4.5	2.7	0.1		I <sub>OL</sub> = 100 μA
			5.5	3.6	0.1	V	I <sub>OL</sub> = 100 μA
			4.5	2.7	0.4		I <sub>OL</sub> = 12 mA
			4.5	3.0	0.3		I <sub>OL</sub> = 12 mA
			4.5	3.0	0.4		I <sub>OL</sub> = 24 mA

Symbol	Parameter	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = -55°C to +125°C	Units	Conditions
				Guaranteed Limits		
I <sub>IN</sub>	Maximum Input					$V_I = V_{CCA}$ , GND
	Leakage Current @ OE , T/R	5.5	3.6	±1.0	μА	
I <sub>OZA</sub>	Maximum TRI-STATE					$T/\overline{R} = 0.0V$ ,
	Output Leakage @ A(n)	5.5	3.6	±5.0	μA	V <sub>O</sub> = V <sub>CCA</sub> , GND
I <sub>OZB</sub>	Maximum TRI-STATE					T/R = 5.5V,
	Output Leakage @ B(n)	5.5	3.6	±5.0	μA	$V_O = V_{CCB}$ , GND
Δl <sub>CC</sub>	Maximum I <sub>CCT</sub> /Input	5.5	3.6	1.5	mA	$V_{I} = V_{CCA} - 2.1V,$
	@ A(n), T/R , OE					T/R = 5.5V
	Input @ B(n)	5.5	3.6	0.5	mA	$V_{I} = V_{CCB} - 0.6V, T/\overline{R}$ = 0.0V
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub>					$B(n) = V_{CCB}$ or GND,
	Supply Current	5.5	3.6	40	μA	OE = GND,
						$T/\overline{R} = 0.0V$
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub>					$A(n) = V_{CCA}$ or GND,
	Supply Current	5.5	3.6	10	μA	OE = GND,
						$T/\overline{R} = 5.5V$
$V_{OLPA}$	Quiet Output Maximum	5.0	3.3	1.5	V	(Notes 4, 5)
$V_{OLPB}$	Dynamic V <sub>OL</sub>	5.0	3.3	0.8		
V <sub>OLVA</sub>	Quiet Output Minimum	5.0	3.3	-1.1	V	(Notes 4, 5)
$V_{OLVB}$	Dynamic V <sub>OL</sub>	5.0	3.3	-0.7		

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

 $\textbf{Note 5:} \ \ \text{Max number of outputs defined as (n). Data inputs are driven 0V to V}_{\text{CC}} \ \text{level; one output at GND.}$ 

Symbol	Parameters	$T_A = -55^{\circ}C$ $C_L = 5$		$T_A = -55^{\circ}C$ $C_L = 9$	Units	
		$V_{CCA} = 5V$	(Note 6)	V <sub>CCA</sub> = 5V (Note 6)		
		V <sub>CCB</sub> = 3.3V (Note 7)		V <sub>CCB</sub> :		
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	7.5	1.0	8.5	ns
$t_{PLH}$	A to B	1.0	7.5	1.0	8.5	
t <sub>PHL</sub>	Propagation Delay	1.0	8.5	1.0	9.0	ns
t <sub>PLH</sub>	B to A	1.0	8.5	1.0	9.0	
t <sub>PZL</sub>	Output Enable Time	1.0	9.5	1.0	10.0	ns
$t_{PZH}$	OE to B	1.0	9.5	1.0	10.0	
t <sub>PZL</sub>	Output Enable Time	1.0	8.0	1.0	8.0	ns
t <sub>PZH</sub>	OE to A	1.0	8.0	1.0	8.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	7.5	1.0	7.5	ns
$t_{PLZ}$	OE to B	1.0	7.5	1.0	7.5	
t <sub>PHZ</sub>	Output Disable Time	0.5	7.0	0.5	7.0	ns
$t_{PLZ}$	OE to A	0.5	7.0	0.5	7.0	
toshl	Output to Output					
toslh	Skew (Note 8)		1.5		1.5	ns
	Data to Output					

Note 6: Voltage Range 5.0V is 5.0V  $\pm 0.5$ V.

Note 7: Voltage Range 3.3V is 3.3V  $\pm 0.3$ V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

### Capacitance

Symbol	Parameter	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	10	pF	V <sub>CC</sub> = Open
C <sub>I/O</sub>	Input/Output	12	pF	V <sub>CCA</sub> = 5.0V
	Capacitance			V <sub>CCB</sub> = 3.3V
C <sub>PD</sub>	Power Dissipation	50	pF	V <sub>CCA</sub> = 5.0V
	Capacitance			V <sub>CCB</sub> = 3.3V


5

C<sub>PD</sub> is measured at 10 MHz

# 8-Bit Dual Supply Translating Transceiver

The LVX4245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

Manufactured on a sub-micron CMOS process, the LVX4245 is ideal for mixed voltage applications using 3.3V devices and 5V buses or IC's.



www.national.com

## **Applications: Mixed Mode Dual Supply Interface Solution**

LVX4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied  $V_{\rm CC}.$  If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX4245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 5V port to interface 5V ICs. The "B" port is a dedicated port to interface 3V ICs. Figure 2 shows how LVX4245 fits into a system with 3V subsystem and 5V subsystem.

This device is also configured as an 8-bit 245 transceiver, giving the designer TRI-STATE capabilities and the ability to select either bidirectional or unidirectional modes. Since the center 20 pins are also pin compatible to 54 series 245, as

shown in *Figure 1*, the designer could use this device in either a 3V system or a 5V system without any further work to re-layout the board.




FIGURE 1. LVX4245 Pin Arrangement is Compatible to 20-Pin 54 Series 245





FIGURE 2. LVX4245 Fits into a System with 3V Subsystem and 5V Subsystem



#### **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-272-9939 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe. support@ nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 95 88
Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

www.national.com