### 54LVXC3245

# 8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE® Outputs

#### **General Description**


The LVXC3245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for real time configurable I/O applications. The  $\rm V_{CCA}$  pin accepts a 3V supply level. The A port is a dedicated 3V port. The  $\rm V_{CCB}$  pin accepts a 3V-to-5V supply level. The B port is configured to track the  $V_{CCB}$  supply level respectively. A 5V level on the  $V_{CC}$  pin will configure the I/O pins at a 5V level and a 3V V<sub>CC</sub> will configure the I/O pins at a 3V level. This device will allow the  $V_{\rm CCB}$ voltage source pin and I/O pins on the B port to float when OE is HIGH. This feature is necessary to buffer data to and from sockets that require live insertion and removal during normal operation.

- Bidirectional interface between 3V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Available in Cerpack and CDIP package
- Implements patented EMI reduction circuitry
- Flexible V<sub>CCB</sub> operating range
- $\blacksquare$  Allows B port and  $V_{CCB}$  to float simultaneously when  $\overline{OE}$
- Functionally compatible with the 54 series 245
- Standard Microcircuit Drawing (SMD) 5962-9861901

#### **Ordering Code**

	Order Number Package Number		Package Description			
	54LVXC3245W-QML	W24A	24-Lead (0.300" Wide) Ceramic Flatpack			
54LVXC3245J-QML J24F		J24F	24-Lead Ceramic Dual-in-line			

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description		
ŌĒ	Output Enable Input		
T/R	Transmit/Receive Input		
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs		
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs		

#### **Connection Diagram**






TRI-STATE® is a registered trademark of National Semiconductor Corporation

# **Truth Table**

Inp	outs	Outputs		
OE T/R				
L	L	Bus B Data to Bus A		
L	Н	Bus A Data to Bus B		
Н	Х	HIGH-Z State		

H = High Voltage Level
L = Low Voltage Level
X = Immaterial

# Logic Diagram



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply	Voltage (V <sub>CCA</sub> , V <sub>CCB</sub> )	-0.5V to $+7.0V$
DC Inp	out Voltage (V <sub>I</sub> ) @ <del>OE</del> , T/ <del>R</del>	–0.5V to $V_{\rm CCA}$ +0.5V
DC Inp	out/Output Voltage (V <sub>I/O</sub> )	
@ A <sub>r</sub>	1	–0.5V to $V_{\rm CCA}$ +0.5V
@ B <sub>r</sub>	า	–0.5V to $V_{\rm CCB}$ +0.5V
DC Inc	out Diode Curr. (IIK) @ OE,	
T/R	(III)	±20 mA
DC Ou	tput Diode (I <sub>OK</sub> )Current	±50 mA
DC Ou	tput Source or Sink Current	
$(I_O)$		±50 mA
DC V <sub>C</sub>	<sub>C</sub> or Ground Current	
per (	Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
and	Max Current	±200 mA
Storag	e Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

#### **Recommended Operating** Conditions (Note 2)

Supply Voltage

2.7V to 3.6V  $V_{\text{CCA}}$  $V_{\rm CCB}$ 3.0V to 5.5V Input Voltage (V<sub>I</sub>) @  $\overline{OE}$ , T/ $\overline{R}$ 0V to  $V_{\text{CCA}}$ Input Output Voltage (V<sub>I/O</sub>) @ A<sub>n</sub> 0V to V<sub>CCA</sub> @ B<sub>n</sub> 0V to  $V_{\rm CCB}$ Free Air Operating Temperature (T<sub>A</sub>) -55°C to +125°C Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 8 ns/V

 $V_{\text{IN}}$  from 30% to 70% of  $V_{\text{CC}}$ V<sub>CC</sub> @ 3.0V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A port unused pins (inputs or I/Os) must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Paramete	er	V <sub>CCA</sub> (V)	V <sub>CCB</sub>	T <sub>A</sub> = -55°C to +125°C Guaranteed Limits	Units	Conditions
V <sub>IHA</sub>	Minimum High	A <sub>n</sub> ,	2.7	3.0	2.0	V	V <sub>OUT</sub> ≤ 0.1V
	Level Input	ŌĒ	3.0	3.6	2.0		or
	Voltage	T/R	3.6	5.5	2.0		≥V <sub>CC</sub> - 0.1V
$V_{IHB}$		B <sub>n</sub>	2.7	3.0	2.0		
			3.0	3.6	2.0		
			3.6	5.5	3.85		
$V_{ILA}$	Maximum Low	A <sub>n</sub> ,	2.7	3.0	0.8	V	V <sub>OUT</sub> ≤ 0.1V
	Level Input	ŌĒ	3.0	3.6	0.8		or
	Voltage	T/R	3.6	5.5	0.8		≥V <sub>CC</sub> - 0.1V
$V_{ILB}$		B <sub>n</sub>	2.7	3.0	0.8		
			3.0	3.6	0.8		
			3.6	5.5	1.65		
$V_{OHA}$	Minimum High Lev	el	2.7	3.0	2.6	V	I <sub>OH</sub> = -100 μA
	Output Voltage		3.6	5.5	3.5		I <sub>OH</sub> = -100 μA
			2.7	3.0	2.2		I <sub>OH</sub> = -12 mA
			3.0	3.0	2.4		I <sub>OH</sub> = -12 mA
			3.0	3.0	2.2		I <sub>OH</sub> = -24 mA
V <sub>OHB</sub>			2.7	3.0	2.9	V	I <sub>OH</sub> = -100 μA
			3.6	5.5	5.4		I <sub>OH</sub> = -100 μA
			2.7	3.0	2.4		I <sub>OH</sub> = -12 mA
			3.0	3.0	2.2		I <sub>OH</sub> = -24 mA
			3.0	4.5	3.7		I <sub>OH</sub> = -24 mA

# DC Electrical Characteristics (Continued)

Symbol	Parameter		V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = -55°C to +125°C Guaranteed Limits	Units	Conditions
V <sub>OLA</sub>	Maximum Low Level		2.7	3.0	0.1	V	I <sub>OL</sub> = 100 μA
	Output Voltage		3.6	5.5	0.1		I <sub>OL</sub> = 100 μA
			2.7	3.0	0.3		I <sub>OL</sub> = 12 mA
			3.0	3.0	0.3		I <sub>OL</sub> = 12 mA
			3.0	3.0	0.4		I <sub>OL</sub> = 24 mA
V <sub>OLB</sub>			2.7	3.0	0.1	V	I <sub>OL</sub> = 100 μA
			3.6	5.5	0.1		I <sub>OL</sub> = 100 μA
			2.7	3.0	0.3		I <sub>OL</sub> = 12 mA
			3.0	3.0	0.4		I <sub>OL</sub> = 24 mA
			3.0	4.5	0.4		I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input		3.6	3.6	±1.0	μA	V <sub>I</sub> = V <sub>CCA</sub> , GND
	Leakage Current @ OE , T/R		3.6	5.5	±1.0		
I <sub>OZA</sub>	Maximum 3-STAT	E	3.6	3.6	±5.0	μA	$V_I = V_{IL}, V_{IH},$
	Output Leakage		3.6	5.5	±5.0		OE = V <sub>CCA</sub>
	@ A <sub>n</sub>						V <sub>O</sub> = V <sub>CCA</sub> , GND
I <sub>OZB</sub>	Maximum 3-STATE		3.6	3.6	±5.0	μA	$V_I = V_{IL}, V_{IH},$
	Output Leakage		3.6	5.5	±5.0		OE = V <sub>CCA</sub>
	@ B <sub>n</sub>						V <sub>O</sub> = V <sub>CCB</sub> , GND
Δl <sub>CC</sub>	Maximum	B <sub>n</sub>	3.6	5.5	1.5	mA	$V_I = V_{CCB} - 2.1V$
	I <sub>CC</sub> /Input	All Inputs	3.6	3.6	0.5		V <sub>I</sub> = V <sub>CC</sub> -0.6V
I <sub>CCA1</sub>	Quiescent V <sub>CCA</sub>						$A_n = V_{CCA}$ or GND
	Supply Current		3.6	Open	10	μA	$B_n = Open, \overline{OE} = V_{CCA},$
	as B Port Floats						$T/\overline{R} = V_{CCA}, V_{CCB} = Open$
I <sub>CCA2</sub>	Quiescent V <sub>CCA</sub>		3.6	3.6	10	μA	$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5	10		$B_n = V_{CCB}$ or GND,
							$\overline{OE}$ = GND, T/ $\overline{R}$ = GND
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub>		3.6	3.6	10	μA	$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5	40		$B_n = V_{CCB}$ or GND,
							$\overline{OE}$ = GND, T/ $\overline{R}$ = V <sub>CCA</sub>
V <sub>OLPA</sub>	Quiet Output		3.3	3.3	1.0	V	(Note 3)
	Maximum Dynami	C	3.3	5.0	1.1		
V <sub>OLPB</sub>	V <sub>OL</sub>		3.3	3.3	0.9	V	(Note 3)
			3.3	5.0	1.6		
V <sub>OLVA</sub>	Quiet Output		3.3	3.3	-0.7	V	(Note 3)
	Minimum Dynamic	:	3.3	5.0	-0.8		
V <sub>OLVB</sub>	V <sub>OL</sub>		3.3	3.3	-0.6	V	(Note 3)
			3.3	5.0	-1.1		

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to V<sub>CC</sub> level; one output at GND.

Note 4: Max number of Data Inputs (n) switching. (n–1) inputs switching 0V to V<sub>CC</sub> level. Input-under-test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1 MHz.

### **AC Electrical Characteristics**

Symbol	Parameter	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V - 3.6V$ $V_{CCB} = 4.5V - 5.5V$		C <sub>L</sub> =	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V - 3.6V$ $V_{CCB} = 3.0V - 3.6V$	
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	9.0	1.0	9.5	ns
t <sub>PLH</sub>	A to B	1.0	9.0	1.0	9.5	
t <sub>PHL</sub>	Propagation Delay	1.0	9.0	1.0	9.0	ns
t <sub>PLH</sub>	B to A	1.0	9.0	1.0	9.0	
t <sub>PZL</sub>	Output Enable Time	1.0	9.0	1.0	10.0	ns
t <sub>PZH</sub>	OE to B	1.0	9.0	1.0	10.0	
t <sub>PZL</sub>	Output Enable Time	1.0	11.0	1.0	11.0	ns
$t_{PZH}$	OE to A	1.0	11.0	1.0	11.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	7.5	1.0	8.0	ns
$t_{PLZ}$	OE to B	1.0	7.5	1.0	8.0	
t <sub>PHZ</sub>	Output Disable Time	1.0	7.0	1.0	7.0	ns
$t_{PLZ}$	OE to A	1.0	7.0	1.0	7.0	
t <sub>oshL</sub>	Output to Output					
t <sub>OSLH</sub>	Skew (Note 5)		1.5		1.5	ns
	Data to Output					

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# Capacitance

Symbol	Parameter	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	10.0	pF	V <sub>CC</sub> = Open
C <sub>I/O</sub>	Input/Output Capacitance	12.0	pF	V <sub>CCA</sub> = 3.3V
				V <sub>CCB</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	50	pF	V <sub>CCB</sub> = 5.0V
	Capacitance			$V_{CCA} = 3.3V$

Note 6: C<sub>PD</sub> is measured at 10 MHz.

### Configurable I/O Application for mixed or unknown Voltages

LVXC3245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied  $V_{\rm CC}.$  If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVXC3245 configures two different output levels to handle the dual supply interface issues. The

"A" port is a dedicated 3V port to interface 3V ICs. The "B" port is configurable and accepts a 3V-to-5V supply level. This configurable "B" port provides maximum flexibility for interfacing to unknown supply voltages, for interfacing to supply voltages which may change in the future, or for providing flexibility when supplying systems to multiple customers with varying power supply requirements. Figure 1 shows how the LVXC3245 fits into a system with a 3V subsystem and a 5V subsystem.




FIGURE 1. LVXC3245 Fits into a System with 3V Subsystem and 5V Subsystem

www.national.com

# Configurable I/O Application for mixed or unknown Voltages

(Continued

Additionally, the LVXC3245 solves two other unique problems: when interfacing to non-TTL compatible signals or when interfacing to components or busses which are pulled up to 5V. In the first case, when interfacing to non-TTL inputs such as ACMOS or HCMOS where full 5V signal swings are needed, the LVXC3245 can act as an amplifier to translate 0 volt to 3 volt signals up to 0 volt to 5 volt levels as shown in *Figure 2*.




FIGURE 2. LVXC3245 amplifies 3V signals for interfacing to non-TTL inputs.

In the second case, when interfacing to busses which use resistive pull-ups to 5V, it is desirable to avoid connecting 3V devices directly to the bus to avoid excessive power con-

sumption. The LVXC3245 can be used to translate the 3 volt signals to 5 volt levels and eliminate the power consumed by the pull-up resistors.





FIGURE 3. LVXC3245 for interfacing to 5V busses with pull-ups minimizes power consumption.



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86

E-mail: europe.support@nsc.con

Deutsch Tel: +49 (0) 1 80-530 85 85

English Tel: +49 (0) 1 80-532 95 88

Italiano Tel: +49 (0) 1 80-532 95 88

Italiano Tel: +49 (0) 1 80-532 95 86

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507