September 1995

# National Semiconductor

## CGS2536V **Commercial Quad 1 to 4 Clock Drivers CGS2536TV** Industrial Quad 1 to 4 Clock Drivers

## **General Description**

These Clock Generation and Support clock drivers are specifically designed for driving memory arrays requiring large fanouts while operating at high speeds.


This device meets the rise and fall time requirements of the 90 MHz and 100 MHz Pentium™ procrssors.


The CGS2536 I/O structures are CMOS. The outputs are separated into two banks of eight. One bank consists of divide by two outputs, the other, straight-through buffers. Within each bank, half the outputs are inverting, the other half non-inverting.

The CGS2536 specification guarantees part-to-part skew variation.

### Features Guaranteed:

- 1.0 ns rise and fall times while driving 12 inches of 50 $\Omega$  microstrip terminated with 25 pF 350 ps pin-to-pin skew (t<sub>OSLH</sub> and t<sub>OSHL</sub>)
- 650 ps part-to-part variation on positive or negative transition
- Operates with either 3.3V or 5.0V supply
- Inputs 5V tolerant with  $V_{CC}$  in 3.3V range
- Symmetric output current drive: 24 mA I<sub>OH</sub>/I<sub>OL</sub>
- Industrial temperature of -40°C to +85°C
- Symmetric package orientation .
- Large fanout for memory driving applications
- Guaranteed 2 kV ESD protection
- Implemented on National's ABT family process
- 28-pin PLCC for optimum skew performance





Pentium™ is a trademark of Intel Corporation

© 1995 National Semiconductor Corporation TL/F/12325

TL/F/12325-2 RRD-B30M105/Printed in U. S. A.

ဂဂ **GS2536TV Industrial Quad 1 to 4 Clock Drivers** GS2536V Commercial Quad 1 to 4 **Clock Drivers** 

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	7.0V
Input Voltage (V <sub>I</sub> )	7.0V
Input Current	-30 mA
Current Applied to Output (High/Low)	Twice the Rated IOH/IOL
Operating Temperature Industrial Grade Commercial grade	−40°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Airflow 0 LFM 225 LFM 500 LFM 900 LFM	Typical ∂ <sub>JA</sub> 62°C/W 43°C/W 34°C/W 27°C/W

# Recommended Operating Conditions


Supply Voltage	00	4.5V to 5.5V
	VCC	3.0V to 3.6V
Maximum Input Rise/Fall Time (0.8V t	o 2.0V)	5 ns
Free Air Operating Temperature		
Commercial	0	)°C to + 70°C
Industrial	-40	℃ to + 85°C
Note: The Absolute Maximum Ratings are the safety of the device cannot be guaranteed. The ed at these limits. The parametric values defined Characteristics tables are not guaranteed at the The Recommended Operating Conditions will de al device operation.	device sho d in the DC e absolute i	uld not be operat- and AC Electrical maximum ratings.

**DC Electrical Characteristics** Over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Тур	Max	Unit
VIH	Input High Level Voltage		3.0	2.1			
			4.5	3.15			v
			5.5	3.85			
VIL	Input Low Level Voltage		3.0			0.9	
			4.5			1.35	l v
			5.5			1.65	]
V <sub>IK</sub>	Input Clamp Voltage	$I_{I} = -18 \text{ mA}$	4.5			-1.2	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -50 μA	3.0	2.9			
			4.5	4.4			v
			5.5	5.4			
		$I_{OH} = -24 \text{ mA}$	3.0	2.46			
			4.5	3.76			v
			5.5	4.76			
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 50 μA	3.0			0.1	
			4.5			0.1	v
			5.5			0.1	1
		$I_{OL} = 24 \text{ mA}$	3.0			0.44	
			4.5			0.44	l v
			5.5			0.44	]
lj –	Input Current @ Max Input Voltage	$V_{IH} = 7V$	5.5			7	
		$V_{IH} = V_{CC}$	3.6			1	μA
Iн	High Level Input Current	$V_{IH} = V_{CC}$	5.5			5	μA
կլ	Low Level Input Current	$V_{IL} = 0V$	5.5	-5			μA
I <sub>OLD</sub>	Minimum Dynamic Output Current*	V <sub>OLD</sub> = 1.65V (max)	5.5	75			m/
		$V_{OLD} = 0.9V$ (max)	3.0**	36			111/-
IOHD	Minimum Dynamic Output Current*	V <sub>OHD</sub> = 3.85V (min)	5.5	-75			
		V <sub>OHD</sub> = 2.1V (min)	3.0**	-25			- mA
Icc	Supply Current		3.6			75	μΑ
			5.5			235	μ,
C <sub>IN</sub>	Input Capacitance		5.0		5		pF

At V<sub>CC</sub> = 3.3V, I<sub>OHD</sub> = -58 mA min; @ V<sub>CC</sub> = 3.6V, I<sub>OHD</sub> = -66 mA min

					CGS	2536			
Symbol	Parameter	V <sub>CC</sub> (V) (Note 8)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF, } R_{L} = 500\Omega$			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ (Note 4) $C_{L} = 50 \text{ pF}, \text{ R}_{L} = 500\Omega$			Units
			Min	Тур	Мах	Min	Тур	Max	
f <sub>max</sub>	Frequency Maximum	3.0 5.0					100 125		MH:
t <sub>PLH</sub>	Low-to-High Propagation Delay CK to O <sub>n</sub>	3.3 5.0			7.25 5.0			7.25 5.0	ns
t <sub>PHL</sub>	High-to-Low Propagation Delay CK to O <sub>n</sub>	3.3 5.0			5.5 4.5			5.5 4.5	ns
toslh	Maximum Skew Common Edge Output-to-Output Variation (Notes 1, 3)	3.3 5.0		150 150	350 350		300 300	350 350	ps
toshl	Maximum Skew Common Edge Output-to-Output Variation (Notes 1, 3)	3.3 5.0		150 150	350 350		300 300	350 350	ps
t <sub>rise</sub> , t <sub>fall</sub>	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V) (Note 5)	3.3 5.0			4.5 3.5			4.5 3.5	ns
t <sub>rise</sub> , t <sub>fall</sub>	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V) (Note 6)	3.3 5.0			0.8 0.4			1.0 0.6	ns
t <sub>rise</sub> , t <sub>fall</sub>	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V) (Note 7)	3.3 5.0			1.0 0.7			1.0 0.9	ns
t <sub>High</sub>	Pulse Width Duration High (Notes 2, 3)	3.3 5.0	4.0 4.0			4.0 4.0			
t <sub>Low</sub>	Pulse Width Duration Low (Notes 2, 3)	3.3 5.0	4.0 4.0			4.0 4.0			- ns
t <sub>PVLH</sub>	Part-to-Part Variation of Low-to-High Transitions	3.3 5.0			650 650			650 650	
t <sub>PVHL</sub>	Part-to-Part Variation of High-to-Low Transitions	3.3 5.0			650 650			650 650	- ps
device. Th Note 2: Ti measurem Note 3: TI Note 4: In Note 5: TI Note 6: TI Note 6: TI Note 7: Th design. Note 8: Vi	utput-to-Output Skew is defined as the absolute value the specifications apply to any outputs switching in the me high is measured with outputs at 2.0V or above. T tent: f = 66.67 MHz, duty cycle = 50%. The input waveform has a rise and fall time transition tin dustrial range ( $-40^{\circ}$ C to $+85^{\circ}$ C) limits apply to the c hese Rise and Fall times are measured with C <sub>L</sub> = 50 hese Rise and Fall times are measured with C <sub>L</sub> = 25 these Rise and Fall times are measured driving 12 inche oltage Range 5.0 is 5.0V $\pm$ 0.5V, 3.3 is 3.3V $\pm$ 0.3V. or increased output drive, output pins may be connect	same direction ime low is mea: me of 2.5 ns (1 ommercial temp $pF$ , $R_L = 5004$ $pF$ , $R_L = 5004$ $pF$ , $R_L = 5004$ s of 50 $\Omega$ micros	either LOW sured with c 0% to 90% perature ran 1 (see <i>Figu</i> 2 (see <i>Figu</i> strip termina	to HIGH (t <sub>C</sub> outputs at 0.6 ). ge (0°C to + <i>e 3</i> ). <i>e 3</i> ), and ar tted with equ	$(S_{LH})$ or HIGH W or below. -70°C). The guaranteed ivalent C <sub>L</sub> =	H to LOW (t Input wavef d by design. 25 pF (see	DSHL). orm characte <i>Figure 4</i> ), at	eristics for t <sub>H</sub>	ligh, t <sub>Lov</sub>



## **Power On Requirements**

### DETAILED DESCRIPTION

The divide by two block of the CGS2536 is accomplished using two negative-edge-triggered flip-flops. During poweron, the inverting flip-flop causes outputs Aout1 through Dout1 to be High. The non-inverting flip-flop causes outputs Aout0 through Dout0 to be Low. Two flip-flops are used to achieve minimum skew between the non-inverting and inverting outputs.

To guarantee that the flip-flops power-up out of phase, the IN0 and IN1 pins must be held low while power is applied to V<sub>CC</sub>. IN0 and IN1 must remain low until V<sub>CC</sub>  $\geq$  3V.

## **Application Hints**

In a typical user environment IN0 and IN1 inputs may be connected common. Power is applied simultaneously to the crystal oscillator and the CGS2536. If the oscillator output does not deliver a clean first negative-going-edge to the IN0 and IN1 inputs, only one flip-flop may toggle.

Even if the user delays application of  $V_{CC}$  to the CGS2536, a false trigger may occur. Simply gating the oscillator to the IN0 and IN1 inputs will not guarantee correct operation, since a "runt" pulse may propagate through the gate and toggle only one of the flip-flops.

Figure 1 shows a circuit that delivers "runt-free" negativegoing-edges to the IN0 and IN1 inputs. This circuit ensures that the first clocking pulse seen by the IN0 and IN1 inputs consists of a full positive half-cycle of the crystal oscillator. Figure 2 shows the waveforms from the synchronizing circuit. The propagation delay of the 74AC00 gates and the toggle frequency of the 74VHC164 limit the maximum frequency of operation. Equivalent logic elements that have faster propagation delays can be substituted for the NAND gates and shift register. For example, a generic GAL22V10-5 could be programmed as the NAND gates that drive the CGS2536.


## Figure 1 CIRCUIT DESCRIPTION

Assumptions:

- 1.  $V_{CC}$  is applied simultaneously to the crystal oscillator, CGS2536, 74AC00, and 74VHC164.
- A system power-on reset is "Low" long enough for V<sub>CC</sub> and the crystal oscillator to stabilize.

At power-on, assertion (low) of the system power-on reset clears the outputs of the 74VHC164 serial to parallel converter.

As a result, nodes C and E are low ensuring power-on requirements for the CGS2536 are met. When the system power-on reset is de-asserted, the eighth positive-goingedge received by the 74VHC164 causes node C to go high. Node C remains high as long as power is applied. However, node D still remains high due to the oscillator output (A) being low. Node E stays low until the next positive-goingedge of the oscillator. Thus, a full positive half-cycle of the oscillator is seen by the IN1 and IN0 inputs, which ensures that both flip-flops of the divide by two toggle.



## CGS2534/35/36/37

## **Memory Array Driving**


In order to minimize the total load on the address bus, quite often memory arrays are driven by buffers while having the inputs of the buffers tied together. Although this practice was feasible in the conventional memory designs, in today's high speed, large buswidth designs which require address fetching at higher speeds, this technique produces many undesired results such as cross-talk and over/undershoot. CGS2534/35/36/37 Quad 1 to 4 clock drivers were designed specifically to address these application issues on high speed, large memory arrays systems.

These drivers are optimized to drive large loads, with 3.5 ns propagation delays. These drivers produce less noise while reducing the total capacitive loading on the address bus by having only four inputs tied together (see the diagram below, point A). This helps to minimize the overshoot and undershoot by having only four outputs being switched simultaneously. Also this larger fan-out helps to save board space since for every one of these drivers, two conventional buffers were typically being used.


Another feature associated with these clock drivers is a 350 ps pin-to-pin skew specification. The minimum skew specification allows high speed memory system designers to optimize the performance of their memory sub-system by operating at higher frequencies without having concerns about output-to-output (bank-to-bank) synchronization problem which are associated with driving high capacitive loads (Point B).

The diagram below depicts a "2534/35/36/37" a memory subsystem operating at high speed with large memory capacity. The address bus is common to both the memory and the CPU and I/Os.

These drivers can operate beyond 125 MHz, and are also available in 3V-5V TTL/CMOS versions with large current drive .



Ordering Information (Contact NSC Marketing	for specific date of availability)
	<u>CGS 253x T Y</u>
Family — Clock Generation and Support	V = PCC
Device Type	Grade Blank = Commercial T = Industrial



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.