CLC430 General Purpose 100MHz Op Amp with Disable

General Description

The CLC430 is a low-cost, wideband monolithic amplifier for general purpose applications. The CLC430 utilizes National's patented current feedback circuit topology to provide an op amp with a slew rate of $2000\text{V}/\mu\text{s}$, 100MHz unity-gain bandwidth and fast output disable function. Like all current feedback op amps, the CLC430 allows the frequency response to be optimized (or adjusted) by the selection of the feedback resistor. For demanding video applications, the 0.1dB bandwidth to 20MHz and differential gain/phase of 0.03%/0.05° make the CLC430 the preferred component for broadcast quality NTSC and PAL video systems.

The large voltage swing $(28V_{pp})$, continuous output current (85mA) and slew rate $(2000\text{V}/\mu\text{s})$ provide high-fidelity signal conditioning for applications such as CCDs, transmission lines and low impedance circuits. Even driving loads of 100Ω , the CLC430 provides very low 2nd and 3rd harmonic distortion at 1MHz (-76/-82dBc).


Video distribution, multimedia and general purpose applications will benefit from the CLC430's wide bandwidth and disable feature. Power is reduced and the output becomes a high impedance when disabled. The wide gain range of the CLC430 makes this general purpose op amp an improved solution for circuits such as active filters, differential-to-single-ended drivers, DAC transimpedance amplifiers and MOSFET drivers.


Features

- 0.1dB gain flatness to 20MHz $(A_v=+2)$
- 100MHz bandwidth $(A_v=+1)$
- 2000V/us slew rate
- 0.03%/0.05° differential gain/phase
- ±5V, ±15V or single supplies
- 100ns disable to high-impedance output
- Wide gain range
- Low cost

Applications

- Video distribution
- CCD clock driver
- Multimedia systems
- DAC output buffers
- Imaging systems





CLC430 Electrical Characteristics ($V_{cc} = \pm 15V$; $A_v = +2V/V$; $R_f = 604\Omega$; $R_L = 100\Omega$; unless noted)								
PARAMETERS	CONDITIONS	V _{cc}	TYP	MIN	V/MAX RAT	NGS	UNITS	NOTES
Ambient Temperature	CLC430		25°C	25°C	0 to 70°C	-40 to 85°C		
FREQUENCY DOMAIN RESI unity-gain bandwidth small-signal bandwidth	PONSE $V_{out} < 1.0V_{pp}$ $V_{out} < 1.0V_{pp}$ $V_{out} < 1.0V_{pp}$	±15 ±15 ±5	100 75 55	50 35	45	42	MHz MHz MHz	
0.1dB bandwidth large-signal bandwidth	$V_{\text{out}} < 1.0V_{\text{pp}}$ $V_{\text{out}} < 1.0V_{\text{pp}}$ $V_{\text{out}} < 1.0V_{\text{pp}}$ $V_{\text{out}} = 10V_{\text{pp}}$	±15 ±5	20 16 30	7 22	20	19	MHz MHz MHz	
gain flatness peaking rolloff linear phase deviation differential gain differential phase	$\begin{array}{l} \text{V}_{\text{out}} < 1.0 \text{V}_{\text{pp}} \\ \text{V}_{\text{out}} < 1.0 \text{V}_{\text{pp}} \\ \text{DC to } 10 \text{MHz} \\ \text{DC to } 20 \text{MHz} \\ \text{DC to } 20 \text{MHz} \\ \text{4.43MHz}, \ R_{\text{L}} = 150 \Omega \\ \end{array}$	±15 ±5 ±15 ±5	0.0 0.1 0.5 0.03 0.03 0.05 0.09	0.1 0.7 1.8 0.05 0.05 0.09 0.19	0.2 1.0 2.0 0.06	0.2 1.2 2.1 0.06	dB dB %	
rise and fall time settling time to 0.05% overshoot slew rate	2V step 10V step 2V step 2V step 20V step		5 10 35 5 2000	7 14 50 15 1500	7 14 55 15 1450	7 14 55 15 1450	ns ns ns % V/μs	
DISTORTION AND NOISE RE 2 nd harmonic distortion 3 rd harmonic distortion input voltage noise non-inverting input current noise inverting input current noise	$\begin{array}{l} 1V_{pp}, 1MHz, \ R_L = 500 \\ 1V_{pp}, 1MHz, \ R_L = 500 \\ > 1MHz \\ > 1MHz \end{array}$		-89 -92 3.0 3.2 15	3.5 6.0 18	3.7 6.3 20	3.8 6.8 21	dBc dBc nV/√Hz pA/√Hz pA/√Hz	
DC PERFORMANCE input offset voltage average drift input bias current input bias current average drift power-supply rejection ratio common-mode rejection ratio supply current disabled	$R_L = \infty$ $R_L = \infty$	±15 ±15,±5 ±15,±5 ±15,±5 ±15,±5	1.0 25 3 10 3 10 62 62 11, 8.5	7.5 14 14 56 54 12 2.0	9.0 50 16 100 15 60 54 53 13 2.2	10.0 50 20 100 17 90 53 52 14.5 2.4	mV μV/C μA nA/°C μA nA/°C dB dB mA mA	A A A
switching performance turn on time turn off time off isolation high input voltage low input voltage	E (Note 2) 10MHz V _{IH}	±15 ±5 ±15 ±5	200 100 59 11.8 1.8 10.8 0.8	300 200 56 12.5 2.5 10.5 0.6	320 200 56 12.7 2.7 10.0 0.1	340 200 56	ns ns dB V V V	
MISCELLANEOUS PERFORING Non-inverting input resistance Non-inverting input capacitan input voltage range output voltage range	e	±15 ±5 ±15 ±5	8.0 0.5 ±12.5 ±2.5 ±14 ±4.0	3.0 1.0 ±12.3 ±2.3 ±13.7 ±3.9	2.5 1.0 ±12.1 ±2.2 ±13.7 ±3.8	1.7 1.0 ±11.8 ±1.9 ±13.6 ±3.7	MΩ pF V V	
output current	112-00	-5	±4.0 ±85	±60	±5.6 ±50	±3.7 ±45	mA	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings				
supply voltage	±16.5V			
short circuit current	(note 1)			
common-mode input voltage	$\pm V_{cc}$			
maximum junction temperature	+150°C			
storage temperature	-65°C to+150°C			
lead temperature (soldering 10 sec)	+300°C			
ESD rating (human body model)	4000V			


Notes

A)J-level: spec is 100% tested at +25°C.


1) Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 125mA.

2) To>50dB attenuation @ 10MHz.

http://www.national.com 2



$\textbf{CLC430 Typical Performance} \ \ (\textbf{V}_{\text{CC}} = \pm 15 \text{V}; \ \textbf{A}_{\text{V}} = +2 \text{V/V}; \ \textbf{R}_{\text{f}} = 604 \Omega \ ; \ \textbf{R}_{\text{L}} = 100 \Omega \ ; \ \text{unless noted})$



4

Ordering Information			
Model	Temperature Range	Description	
CLC430AJP	-40°C to +85°C	8-pin PDIP	
CLC430AJE CLC430A8B	-40°C to +85°C -55°C to +125°C	8-pin SOIC 8-pin CERDIP, MIL-STD-883	

DESC SMD number: 5962-92030.

Package Thermal Resistance			
Package	θ _{JC}	θ_{JA}	
AJP	60°C/W	115°C/W	
AJE	55°C/W	135°C/W	
A8B	30°C/W	120°C/W	

Reliability	Information

Transistor count 38

General Design Considerations

The CLC430 is a general purpose current-feedback amplifier for use in a variety of small- and large-signal applications. Use the feedback resistor to fine tune the gain flatness and -3dB bandwidth for any gain setting. Comlinear provides information for the performance at a gain of +2 for small and large signal bandwidths. The plots show feedback resistor values for selected gains.

Gain

Use the following equations to set the CLC430's non-inverting or inverting gain:

Non-Inverting Gain =
$$1 + \frac{R_f}{R_g}$$

Inverting Gain = $-\frac{R_f}{R_g}$ Choose the resistor values for non-inverting or inverting gain by the following steps.




Fig. 0 Component Identification

- 1) Select the recommended feedback resistor R_f (refer to plot in the plot section entitled R_f vs Gain).
- 2) Choose the value of R_g to set gain.
- Select R_s to set the circuit output impedance.
- Select R_{in} for input impedance and input bias.

High Gains

Current feedback closed-loop bandwidth is independent of gain-bandwidth-product for small gain changes. For larger gain changes the optimum feedback register R_f is derived by the following:

$$R_f = 724\Omega - 60\Omega \cdot (A_v)$$

As gain is increased, the feedback resistor allows bandwidth to be held constant over a wide gain range. For a more complete explanation refer to application note OA-25 Stability Analysis of Current-Feedback Amplifiers.

Resistors have varying parasitics that affect circuit performance in high-speed design. For best results, use leaded metal-film resistors or surface mount resistors. A SPICE model for the CLC430 is available to simulate overall circuit performance.

Enable / Disable Function

The CLC430 amplifier features an enable/disable function that changes the output and inverting input from low to high impedance. The pin 8 enable/disable logic levels are as

follows:

V_{cc}	±15V	±5V
Enable	>12.7V	>2.7V
Disable	<10.0V	<0.8V

The amplifier is enabled with pin 8 left open due to the $2k\Omega$ pull-up resistor, shown in Fig. 1.




Fig. 1 Pin 8 Equivalent Disable Circuit

Open-collector or CMOS interfaces are recommended to drive pin 8. The turn-on and off time depends on the speed of the digital interface.

The equivalent output impedance when disabled is shown in Fig. 2. With R_g connected to ground, the sum of R_f and R_g dominates and reduces the disabled output impedance. To raise the output impedance in the disabled state, connect the CLC430 as a unity-gain voltage follower by removing R_g . Current-feedback op-amps need the recommended R_f in a unity-gain follower circuit. For high density circuit layouts consider using the dual CLC431 (with disable) or the dual CLC432 (without disable).




Fig. 2 Equivalent Disabled Output Impedance

2nd and 3rd Harmonic Distortion

To meet low distortion requirements, recognize the effect of the feedback resistor. Increasing the feedback resistor will decrease the loop gain and increase distortion. Decreasing the load impedance increases 3rd harmonic distortion more than 2nd.

Differential Gain and Differential Phase

The CLC430 has low DG and DP errors for video applications. Add an external pulldown resistor to the CLC430's output to improve DG and DP as seen in Fig.3. A $604\Omega\,R_P$ will improve DG and DP to 0.01% and 0.02°.




Fig. 3 Improved DG and DP Video Amplifier

Printed Circuit Layout

To get the best amplifier performance careful placement of the amplifier, components and printed circuit traces must be observed. Place the $0.1\mu F$ ceramic decoupling capacitors less than $0.1^{"}$ (3mm) from the power supply pins. Place the $6.8\mu F$ tantalum capacitors less than $0.75^{"}$ (20mm) from the power supply pins. Shorten traces between the inverting pin and components to less than $0.25^{"}$ (6mm). Clear ground plane $0.1^{"}$ (3mm) away from pads and traces that connect to the inverting, noninverting and output pins. Do not place ground or power plane beneath the op-amp package. Comlinear provides literature and evaluation boards 730013 DIP or 730027 SOIC illustrating the recommended op-amp layout.

Applications Circuits

Level Shifting

The circuit shown in Fig. 4 implements level shifting by AC coupling the input signal and summing a DC voltage. The resistor $R_{\rm in}$ and the capacitor C set the high-pass break frequency. The amplifier closed-loop bandwidth is fixed by the selection of $R_{\rm f}$. The DC and AC gains for circuit of Fig. 4 are different. The AC gain is set by the ratio of $R_{\rm f}$ and $R_{\rm g}$. And the DC gain is set by the parallel combination of $R_{\rm g}$ and $R_{\rm g}$.




Fig. 4 Level Shifting Circuit

Multiplexing

Multiple signal switching is easily handled with the disable function of the CLC430. Board trace capacitance at the output pin will affect the frequency response and switching transients. To lessen the effects of output capacitance place a resistor (R_o) within the feedback loop to isolate the

outputs as shown in Fig. 5. To match the mux output impedance to a transmission line, add a resistor (R_s) in series with the output.





Fig. 5 Output Connection

Automatic Gain Control

Current-feedback amplifiers can implement very fast automatic-gain control circuits. The circuit shown in Fig. 6 shows an AGC circuit using the CLC430, a half-wave rectifier, an integrator and a FET. The CLC430 current-feedback amplifier maintains constant bandwidth and linear phase over AGC's gain range. This circuit effectively controls the output level for continuous signals.

Fig. 6 AGC Circuit



The bandwidth of the CLC430 AGC is limited by $\rm R_{\rm f}$, the feedback resistor. The FET gate voltage is limited to a range of:

$$-2.5 < V_g < -1$$

R of 750 Ω and C1 of 1.0 μ F gives a useful R_{ds} range of approximately 150 to 2K ohms. Scaling the integrator gain or adding attenuation before the diode D accommodates large signal swings. Determine the overall gain by:

$$1 + \frac{R_f}{R_g + R_{ds}}$$

The integrator sets the loop time constant.

This page intentionally left blank.

Customer Design Applications Support

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

Life Support Policy

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.

2501 Miramar Tower 1-23 Kimberley Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600

Fax: (852) 2736-9960

National Semiconductor Japan Ltd.

Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

8