National Semiconductor

# DM54L95 4-Bit Parallel Access Shift Registers

#### **General Description**

These 4-bit registers feature parallel and serial inputs, parallel output, mode control, and two clock inputs. The registers have three modes of operation.

- Parallel (broadside) load
- Shift right (the direction QA toward QD)
- Shift left (the direction Q<sub>D</sub> toward Q<sub>A</sub>)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.


Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the

mode control is high by connecting the output of each flipflop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source.

Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.

#### Features

- Typical maximum clock frequency 14 MHz
- Typical power dissipation mW



#### **Function Table**

Inputs						Outputs					
Mode Control	Clocks		Serial	Parallel				Q₄	QB	Q <sub>C</sub>	QD
	2 (L)	1 (R)	Ochai	Α	в	С	D	⊶A	чB	۹	чD
Н	н	х	х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DC</sub>
Н	∣↓	Х	X	a	b	с	d	a	b	С	d
Н	∣↓	Х	X	Q <sub>B</sub> †	Q <sub>C</sub> †	Q <sub>D</sub> †	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d
L	L	н	X	x	x	x	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	QDC
L	X	$\downarrow$	н	X	Х	Х	Х	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cr</sub>
L	X	$\downarrow$	L	Х	Х	Х	Х	L .	Q <sub>An</sub>	Q <sub>Bn</sub>	QCr
<b>↑</b>	L	L	X	X	Х	Х	Х	Q <sub>AO</sub>	Q <sub>Bn</sub>	Q <sub>CO</sub>	QDC
$\downarrow$	L	L	X	X	Х	Х	Х	Q <sub>AO</sub>	QBO	Q <sub>CO</sub>	QDO
$\downarrow$	L	н	X	X	Х	Х	Х	QAO	Q <sub>BO</sub>	Q <sub>CO</sub>	QDO
<b>↑</b>	н	L	X	X	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	QDO
1	н	н	X	X	Х	Х	Х	QAO	Q <sub>BO</sub>	Q <sub>CO</sub>	QDC

This is the set of th

Q<sub>AO</sub>, Q<sub>BO</sub>, Q<sub>CO</sub>, Q<sub>DO</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady state input conditions were established. Q<sub>AD</sub>, Q<sub>BD</sub>, Q<sub>CD</sub>, Q<sub>DD</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the most recent  $\downarrow$  transition of the clock.

© 1995 National Semiconductor Corporation TL/F/6638

RRD-B30M105/Printed in U. S. A.

June 1989

### Absolute Maximum Ratings (Note)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

 Office/Distributors for availability and specifications.

 Supply Voltage
 8V

 Input Voltage
 5.5V

 Operating Free Air Temperature Range
 DM54L
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	Parameter		Units			
oyinboi	i arameter	Min	Nom	Max		
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage		2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7	V	
I <sub>OH</sub>	High Level Output Current			-0.2	mA	
I <sub>OL</sub>	Low Level Output Current			2	mA	
f <sub>CLK</sub>	Clock Frequency (Note 1)	0		6	MHz	
t <sub>W(CLK)</sub>	Pulse Width of Clock (Note 1)	90			ns	
t <sub>SU</sub>	Data Setup Time (Note 1)	50			ns	
t <sub>EN</sub>	Time to Enable	Clock 1	120			ns
	Clock (Note 1)	Clock 2	100			ns
t <sub>H</sub>	Data Hold Time (Note 1)		0			ns
t <sub>IN</sub>	Time to Inhibit Clock 1 or Clock 2 (No	0			ns	
T <sub>A</sub>	Free Air Operating Temperature	-55		125	°C	

Note 1:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .


## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units
$V_{OH}$	High Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, V_{IH} = \text{Min} \end{split}$		2.4	3.1		v
V <sub>OL</sub>	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, } I_{OL} = \text{Max} \\ V_{IL} &= \text{Max, } V_{IH} = \text{Min} \end{split}$			0.13	0.3	v
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Input Current @ Max	$V_{CC} = Max$ $V_{I} = 5.5V$	Mode			0.2	mA
	Input Voltage		Others			0.1	
I <sub>IH</sub> High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.4V$	Mode			20	μΑ	
		Others			10		
I <sub>IL</sub> Low Level Input Current	Low Level Input	$V_{CC} = Max$ $V_{I} = 0.3V$	Mode			-0.36	mA
	Current		Others			-0.18	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-3		- 15	mA
ICC	Supply Current	V <sub>CC</sub> = Max (Note 3)			4.8	8	mA

Note 1: All typicals are at V\_{CC}\,=\,5V,\,T\_A\,25^{\circ}C

Note 2: Not more than one output should be shorted at a time.

Note 3: I<sub>CC</sub> is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5V; and a momentary 3V, then ground, applied to both clock inputs.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.