May 1992

DM54LS165/DN

National Semiconductor

DM54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.

Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high.

Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features

- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW



N	
4	
5	
6	
ŭ	
m	
ĩ	
ω	
Ŧ	
Τ	
a	
2	
e	
<u> </u>	
5	
1	
S	
Ð	
Ξ.	
<u>a</u>	
2	
La la	
Ö	
<u>S</u>	
⊇.	
;‡	
-	
Ř	
ക്	
Ë	
ž	
Ð	
2	

Inputs				Internal			
Shift/ Clock Clock Sorial		Parallel	Outputs		Output		
Load	Inhibit	CIUCK	Serial	AH	QA	QB	QH
L	X	Х	х	ah	a	b	h
н	L	L	x	x	Q _{A0}	Q _{B0}	Q _{H0}
н	L	↑	н	X	н	Q _{An}	Q _{Gn}
н	L	↑	L	X	L	Q _{An}	Q _{Gn}
H	Н	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)

↑ = Transition from low-to-high level

a...h = The level of steady-state input at inputs A through H. respectively.

QA0, QB0, QH0 = The level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.

 Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock.

© 1995 National Semiconductor Corporation TL/F/6399

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

Storage Temperature Range

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V 7V Input Voltage Operating Free Air Temperature Range DM54LS -55°C to +125°C DM74LS $0^{\circ}C$ to $+70^{\circ}C$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" , table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

 -65°C to $+150^\circ\text{C}$

Symbol	Parameter		DM54LS165			DM74LS165			Unite
Cymbol			Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.7			0.8	V
IOH	High Level Output Current				-0.4			-0.4	mA
IOL	Low Level Output Current				4			8	mA
fCLK	Clock Frequency (Note 1)				30	0		25	MHz
fCLK	Clock Frequency (Note 2)					0		20	MHz
tw	t _W Pulse Width	Clock	18			25			- ns
(Note 2)	(Note 2)	Load	15			15			
ts∪	t _{SU} Setup Time (Note 6)	Parallel	10			10			
(Note		Serial	10			20]
		Enable	10			30			115
		Shift	10			45			1
tн	Hold Time (Note 6)		5			0			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH} High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5			- v	
	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4			
V _{OL} Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$	DM54			0.4	v	
	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5		
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	
Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V (DM74)$ $V_I = 10V (DM54)$	Shift/Load			0.3	- mA - μA	
		Others			0.1		
I _{IH} High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	Shift/Load			60		
		Others			20		
I _{IL} Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	Shift/Load			-1.2	- mA	
		Others			-0.4		
I _{OS} Short Circuit Output Current	V _{CC} = Max (Note 4)	DM54	-20		-100	- mA	
		DM74	-20		-100		
	Supply Current	V _{CC} = Max (Note 5)	•		21	36	mA

Note 1: $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}$ Note 2: $C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}$ Note 3: All typicals are at $V_{CC} = 5\text{V}, T_A = 25^{\circ}\text{C}$. Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, I_{CC} is measured first with the parallel inputs at 4.5V, then again grounded.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.









