June 1989

9334/DM9334 8-Bit Addressable Latch

# National Semiconductor

# 9334/DM9334 8-Bit Addressable Latch

### **General Description**

The DM9334 is a high speed 8-bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and being a oneof-eight decoder and demultiplexer with active level high outputs. The device also incorporates an active level low common clear for resetting all latches, as well as an active level low enable.

The DM9334 has four modes of operation which are shown in the mode selection table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all nonaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the low state. In the clear mode all outputs are low and unaffected by the address and data inputs.


**Connection Diagram** 

When operating the device as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The function tables summarize the operation of the product.

#### Features

- Common clear
- Easily expandable
- Random (addressable) data entry
- Serial to parallel capability
- 8 bits of storage/output of each bit available
- Active high demultiplexing/decoding capability
- Alternate Military/Aerospace device (9334) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.



© 1995 National Semiconductor Corporation TL/F/6609

RRD-B30M105/Printed in U. S. A.

# Absolute Maximum Ratings (Note)

Storage Temperature Range

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range Military -55°C to +125°C Commercial  $0^{\circ}$  to  $+70^{\circ}C$ 

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" , table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

-65°C to +150°C

Symbol	Param		Military			Units				
Symbol	Falani	Min	Nom	Max	Min	Nom	Max	Units		
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input Volta	age	2			2			V	
VIL	Low Level Input Volta			0.8			0.8	V		
IOH	High Level Output Cu	rrent			-0.8			-0.8	mA	
IOL	Low Level Output Cu	rrent			16			16	mA	
tw	ENABLE Pulse Width (Fig. 1) (Note 4)		19	13		19	13		ns	
t <sub>SU</sub>	Setup Time	Data 1 (Fig. 4)	20	13		20	13			
	(Note 4)	Data 0 (Fig. 4)	20	14		20	14		ns	
		Address (Fig. 6) (Note 1)	10	5		10	5			
t <sub>H</sub>	Hold Time	Data 1 (Fig. 4)	0	-10		0	-10		ns	
	(Note 4)	Data 0 (Fig. 4)	0	-13		0	-13		1 115	
T <sub>A</sub>	Free Air Operating Te	emperature	-55		125	0		70	°C	

# Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I =$	= -12 mA			-1.5	V	
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$	•	2.4	3.6		v	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	-		0.2	0.4	v	
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I}$	= 5.5V			1	mA	
IIH	High Level Input	V <sub>CC</sub> = Max	E Input			60	μΑ	
	Current	$V_{I} = 2.4V$	Others			40		
Ι <sub>ΙL</sub>	Low Level Input	V <sub>CC</sub> = Max	E Input			-2.4	- mA	
	Current	$V_{I} = 0.4V$	Others			-1.6		
los	Short Circuit	V <sub>CC</sub> = Max	MIL	-30		-100	mA	
	Output Current	(Note 3)	COM	-30		-100	IIIA	
lcc	Supply Current	V <sub>CC</sub> = Max			56	86	mA	


Note 2: All typicals are at V\_{CC} = 5V, T\_A = 25^{\circ}C.


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4:  $T_{\text{A}}\,=\,25^{\circ}\text{C}$  and  $V_{\text{CC}}\,=\,5\text{V}.$ 

Symbol			Parameter					From (Input) R <sub>L</sub> = To (Output) Min			= 400	Դ, C <sub>L</sub> = 1։	5 pF	Units
											n	Max		
				Propagation Delay Time Low to High Level Output				Enable to Output, Fig. 1					ns	
t <sub>PHL</sub> Propagation Delay				y Time	Time Enable to						27	ns		
•							0	Dete to	1				21	113
t <sub>PLH</sub>	ł				on Dela gh Leve	l Output							ns	
t <sub>PHL</sub>	-				on Dela w Leve	y Time I Output							ns	
t <sub>PLH</sub>	ł		Pro	pagatio	on Dela	y Time							ns	
t					-	l Output		Output, Fig. 3						
tphl	-				on Dela w Leve	l Output		Address to Output, Fig.					ns	
t <sub>PHL</sub>	-				on Dela	y Time I Output		Clear to Output, Fig.	5				31	ns
						Calpar		aipai, rigi	<u> </u>					
un	ctio	on 1	able	es							_			
						Ē	C		Mode		_			
							н		sable Lato	ch				
						H L	H L	Memo Active	ry High Eight					
					-		el Demulti							
						н	L	Clear						
		Ir	puts					Prese	nt Output	States	;			
Ē	Ē	D	<b>A</b> 0	A1	A2	Q0	Q1	Q2	Q3	Q5	Q6	Q7	Mode	
L	Н	Х	х	Х	х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	Н	L	L	L	н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	н	Н	L	L	L	н	L	L	L	L	L	L	
•	•	٠		•					•					Demultiplex
•	•	٠		•					•					
•	•	•		•					•					
L	L	Н	н	Н	н	L	L	L	L	L	L	L	Н	
<u>н</u>	H	X	Х	X	X	Q <sub>N-1</sub>								Memory
Н	L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>					
Н	L	Н	L	L	L	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>						
Н	L	L	Н	L	L	Q <sub>N-1</sub>	L	Q <sub>N-1</sub>						
Н	L	н	Н	L	L	Q <sub>N-1</sub>	Н	Q <sub>N-1</sub>						Addressable
•	•	•		•				•						Latch
•	•	•		•				•						
•	•	•		•	.	0		•				0		
Н	L	L	Н	Н	Н	Q <sub>N-1</sub>						Q <sub>N-1</sub>	L	
H = Do	L on't Ca	H re Cond	H	Н	Н	Q <sub>N-1</sub>						Q <sub>N-1</sub>	Н	
		age Lev												
		age Lev												
			itput Stat											







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.