June 1992

LM1851 Ground Fault Interrupter

# National Semiconductor

# LM1851 Ground Fault Interrupter

### **General Description**


The LM1851 is designed to provide ground fault protection for AC power outlets in consumer and industrial environments. Ground fault currents greater than a presettable threshold value will trigger an external SCR-driven circuit breaker to interrupt the AC line and remove the fault condition. In addition to detection of conventional hot wire to ground faults, the neutral fault condition is also detected.

Full advantage of the U.S. UL943 timing specification is taken to insure maximum immunity to false triggering due to line noise. Special features include circuitry that rapidly resets the timing capacitor in the event that noise pulses introduce unwanted charging currents and a memory circuit that allows firing of even a sluggish breaker on either half-cycle of the line voltage when external full-wave rectification is used.

#### Features

- Internal power supply shunt regulator
- Externally programmable fault current threshold
- Externally programmable fault current integration time
- Direct interface to SCR
- Operates under line reversal; both load vs line and hot vs neutral
- Detects neutral line faults

# **Block and Connection Diagram**



Absolute Maximum Ra	tings		
If Military/Aerospace specified d please contact the National Section	• •	Soldering Information Dual-In-Line Package (10 sec.)	260°C
Office/Distributors for availability and specifications.		Small Outline Package	
Supply Current	19 mA	Vapor Phase (60 sec.)	215°C
Power Dissipation (Note 1)	1250 mW	Infrared (15 sec.)	220°C
Operating Temperature Range Storage Temperature Range	-40°C to +70°C -55°C to +150°C	See AN-450 "Surface Mounting and Their E uct Reliability" for other methods of sol mount devices.	

# DC Electrical Characteristics $\ensuremath{ \mathsf{T}_{\mathsf{A}}=25^\circ\mathsf{C}, \ensuremath{ \mathsf{I}_{\mathsf{SS}}=5 \mbox{ mA}}}$

	.,				
Parameter	Conditions	Min	Тур	Max	Units
Power Supply Shunt Regulator Voltage	Pin 8, Average Value	22	26	30	v
Latch Trigger Voltage	Pin 7	15	17.5	20	V
Sensitivity Set Voltage	Pin 8 to Pin 6	6	7	8.2	V
Output Drive Current	Pin 1, With Fault	0.5	1	2.4	mA
Output Saturation Voltage	Pin 1, Without Fault		100	240	mV
Output Saturation Resistance	Pin 1, Without Fault		100		Ω
Output External Current Sinking Capability	Pin 1, Without Fault, V <sub>pin 1</sub> Held to 0.3V (Note 4)	2.0	5		mA
Noise Integration Sink Current Ratio	Pin 7, Ratio of Discharge Currents Between No Fault and Fault Conditions	2.0	2.8	3.6	μΑ/μΑ

# AC Electrical Characteristics $T_A = 25^{\circ}C$ , $I_{SS} = 5 \text{ mA}$


Parameter	Conditions	Min	Тур	Мах	Units
Normal Fault Current Sensitivity	Figure 1 (Note 3)	3	5	7	mA
Normal Fault Trip Time	500 $\Omega$ Fault, <i>Figure 2</i> (Note 2)		18		ms
Normal Fault with Grounded Neutral Fault Trip Time	500Ω Normal Fault, 2Ω Neutral, <i>Figure 2</i> (Note 2)		18		ms


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient for the DIP and 162°C/W for the SO Package.


Note 2: Average of 10 trials.

Note 3: Required UL sensitivity tolerance is such that external trimming of LM1851 sensitivity will be necessary.

Note 4: This externally applied current is in addition to the internal "output drive current" source.







#### **Circuit Description**

(Refer to Block and Connection Diagram)

The LM1851 operates from 26V as set by an internal shunt regulator, D3. In the absence of a fault ( $I_f=0$ ) the feedback path status signal ( $V_S$ ) is correspondingly zero. Under these conditions the capacitor discharge current,  $I_1$ , sits quiescently at three times its threshold value,  $I_{TH}$ , so that noise induced charge on the timing capacitor will be rapidly removed. When a fault current,  $I_f$ , is induced in the secondary of the external sense transformer, the operational amplifier, A1, uses feedback to force a virtual ground at the input as it

extracts I<sub>f</sub>. The presence of I<sub>f</sub> during either half-cycle will cause V<sub>S</sub> to go high, which in turn changes I<sub>1</sub> from 3I<sub>TH</sub> to I<sub>TH</sub>. Although I<sub>TH</sub> discharges the timing capacitor during both half-cycles of the line, I<sub>f</sub> only charges the capacitor during the half-cycle in which I<sub>f</sub> exits pin 2. Thus during one half-cycle I<sub>f</sub>-I<sub>TH</sub> charges the timing capacitor, while during the other half-cycle I<sub>TH</sub> discharges it. When the capacitor voltage reaches 17.5V, the latch engages and turns off Q3 permitting I<sub>2</sub> to drive the gate of an SCR.

#### **Application Circuits**

A typical ground fault interrupter circuit is shown in *Figure 2*. It is designed to operate on 120  $V_{AC}$  line voltage with 5 mA normal fault sensitivity.

A full-wave rectifier bridge and a 15k/2W resistor are used to supply the DC power required by the IC. A 1  $\mu$ F capacitor at pin 8 used to filter the ripple of the supply voltage and is also connected across the SCR to allow firing of the SCR on either half-cycle. When a fault causes the SCR to trigger, the circuit breaker is energized and line voltage is removed from the load. At this time no fault current flows and the IC discharge current increases from  $\mathsf{I}_{\mathsf{TH}}$  to  $\mathsf{3I}_{\mathsf{TH}}$  (see Circuit Description and Block Diagram). This quickly resets both the timing capacitor and the output latch. At this time the circuit breaker can be reset and the line voltage again supplied to the load, assuming the fault has been removed. A 1000:1 sense transformer is used to detect the normal fault. The fault current, which is basically the difference current between the hot and neutral lines, is stepped down by 1000 and fed into the input pins of the operational amplifier through a 10  $\mu\text{F}$  capacitor. The 0.0033  $\mu\text{F}$  capacitor between pin 2 and pin 3 and the 200 pF between pins 3 and 4 are added to obtain better noise immunity. The normal fault sensitivity is determined by the timing capacitor discharging current,  $I_{TH}.\ I_{TH}$  can be calculated by:

$$I_{TH} = \frac{7V}{R_{SET}} \div 2$$
(1)

At the decision point, the average fault current just equals the threshold current,  ${\rm I}_{\rm TH}.$ 

$$I_{\rm TH} = \frac{r_{\rm f}(rms)}{2} \times 0.91$$
 (2)

where  $I_{f(rms)}$  is the rms input fault current to the operational amp and the factor of 2 is due to the fact that  $I_{\rm f}$  charges the timing capacitor only during one half-cycle, while  $I_{\rm TH}$  discharges the capacitor continuously. The factor 0.91 converts the rms value to an average value. Combining equations (1) and (2) we have

$$R_{SET} = \frac{7V}{I_{f(rms)} \times 0.91}$$
(3)

For example, to obtain 5 mA(rms) sensitivity for the circuit in *Figure 2* we have:


$$R_{SET} = \frac{7V}{\frac{5 \text{ mA} \times 0.91}{1000}} = 1.5 \text{ M} \Omega$$
 (4)

The correct value for  $R_{SET}$  can also be determined from the characteristic curve that plots equation (3). Note that this is an approximate calculation; the exact value of  $R_{SET}$  depends on the specific sense transformer used and LM1851 tolerances. Inasmuch as UL943 specifies a sensitivity "window" of 4 mA–6 mA, provision should be made to adjust  $R_{SET}$  on a per-product basis.

Independent of setting sensitivity, the desired integration time can be obtained through proper selection of the timing capacitor, C<sub>t</sub>. Due to the large number of variables involved, proper selection of C<sub>t</sub> is best done empirically. The following design example, then should only be used as a guideline.

Assume the goal is to meet UL943 timing requirements. Also assume that worst case timing occurs during GF1

start-up (S1 closure) with both a heavy normal fault and a  $2\Omega$  grounded neutral fault present. This situation is shown diagramatically below.



UL943 specifies  ${\leq}25$  ms average trip time under these conditions. Calculation of  $C_t$  based upon charging currents due to normal fault only is as follows:

 $\leq\!25~\text{ms}$  Specification

- -3 ms GFI turn-on time (15k and 1  $\mu$ F)
- 8 ms Potential loss of one half-cycle due to fault current sense of half-cycles only
- -4 ms Time required to open a sluggish circuit breaker
- $\leq$  10 ms Maximum integration time that could be allowed
- 8 ms Value of integration time that accommodates component tolerances and other variables

$$C_{t} = \frac{1 \times 1}{V}$$
(5)

where T = integration time

V = threshold voltage

$$I =$$
 average fault current into  $C_t$ 

$$= \underbrace{\left(\frac{120 \text{ V}_{\text{AC(rms)}}}{\text{R}_{\text{B}}}\right)}_{\text{heavy fault}}$$

$$\times \left(\frac{1}{1000 \text{ turns}}\right) \times \left(\frac{1}{2}\right) \times (0.91)$$

current C<sub>t</sub> charging division of on halfinput sense cycles only rms to average

conversion

(6)

 $\frac{R_N}{R_G + R_N}$ 

portion of

fault current shunted

input sense cycles only transformer

therefore:

$$\begin{split} C_t = \frac{\left[ \left(\frac{120}{500}\right) \times \left(\frac{0.4}{1.6+0.4}\right) \times \left(\frac{1}{1000}\right) \times \left(\frac{1}{2}\right) \times (0.91) \right] & \times 0.0008}{17.5} (7) \\ C_t = & 0.01 \ \mu F \end{split}$$

## Application Circuits (Continued)


in practice, the actual value of C1 will have to be modified to include the effects of the neutral loop upon the net charging current. The effect of neutral loop induced currents is difficult to quantize, but typically they sum with normal fault currents, thus allowing a larger value of C1.

For UL943 requirements, 0.015  $\mu\text{F}$  has been found to be the best compromise between timing and noise.

For those GFI standards not requiring grounded neutral detection, a still larger value capacitor can be used and better noise immunity obtained. The larger capacitor can be accommodated because  ${\sf R}_N$  and  ${\sf R}_G$  are not present, allowing the full fault current, I, to enter the GFI.


In *Figure 2*, grounded neutral detection is accomplished by feeding the neutral coil with 120 Hz energy continuously and allowing some of the energy to couple into the sense transformer during conditions of neutral fault.

# **Typical Application**




## **Definition of Terms**

**Normal Fault:** An unintentional electrical path,  $R_B$ , between the load terminal of the hot line and the ground, as shown by the dashed lines.




TL/H/5177-7


**Grounded Neutral Fault:** An unintentional electrical path between the load terminal of the neutral line and the ground, as shown by the dashed lines.



Normal Fault plus Grounded Neutral Fault: The combination of the normal fault and the grounded neutral fault, as shown by the dashed lines.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.